S7IWS5I2Nx0/S7IWS256Nx0 Based MCPs

Stacked Multi-chip Product (MCP) 256/512 Megabit (32M/I6M x I6 bit) CMOS I.8 Volt-only Simultaneous Read/Write, Burst-mode Flash Memory with I28 Megabit (8M x I6-Bit) pSRAM Type 4





Distinctive Characteristics

MCP Features

■Power supply voltage of 1.7 to 1.95V

■Burst Speed: 54MHz

■Packages: 8 x 11.6 mm, 9 x 12 mm

Operating Temperature

■-25°C to +85°C

■-40°C to +85°C

General Description

The S71WS Series is a product line of stacked Multi-chip Product (MCP) packages and consists of

■One or more flash memory die

■pSRAM Type 4—Compatible pSRAM

The products covered by this document are listed in the table below. For details about their specifications, please refer to the individual constituent datasheet for further details.

		Flash Density						
		512Mb	256Mb	128Mb	64Mb			
Density	128Mb	S71WS512ND0	S71WS256ND0					
	64Mb							
Σ	32Mb							
pSRA	16Mb							



S7IWS5I2Nx0/S7IWS256Nx0 Based MCPs

Distinctive Characteristics I MCP Features I
General Description I
bProduct Selector Guide5
MCP Block Diagram6
Connection Diagrams
Type 4 - based Pinout7
MCP Look-ahead Connection Diagram8
Input/Output Descriptions9
Ordering Information
Valid Combinations II
256Mb - WS256N Flash + I28 pSRAM II
2x256Mb—WS256N Flash + 128Mb pSRAM II
Physical Dimensions I2
FEA084—84-ball Fine-Pitch Ball Grid Array (FBGA) I2.0 x 9.0 mm MCP
Compatible Package 12
TSD084—84-ball Fine-Pitch Ball Grid Array (FBGA) I2.0 x 9.0 mm MCP
Compatible Package
TLA084—84-ball Fine-Pitch Ball Grid Array (FBGA) II.6x8.0x1.2 mm
MCP Compatible Package

S29WSxxxN MirrorBit[™] Flash Family

Ge	eneral Description	15
	Application Notes	18
	Specification Bulletins	18
	Drivers and Software Support	18
	CAD Modeling Support	
	Technical Support	
	Spansion LLC Locations	
	Table 4.2. S29WS128N Sector & Memory Address Map	
	Table 4.3. S29WS064N Sector & Memory Address Map	
	Table 5.4. Device Operations	
	Table 5.7. Address Latency for 5 Wait States (≤ 68 MHz)	24
	Table 5.8. Address Latency for 4 Wait States (\leq 54 MHz) $\ldots \ldots$	
	Table 5.9. Address Latency for 3 Wait States (\leq 40 MHz)	
	Table 5.10. Address/Boundary Crossing Latency for 6 Wait State	
	(≤ 80 MHz)	
	Table 5.11. Address/Boundary Crossing Latency for 5 Wait State	
	(≤ 68 MHz)	
	Table 5.12. Address/Boundary Crossing Latency for 4 Wait State	
	(≤ 54 MHz) Table 5.13. Address/Boundary Crossing Latency for 3 Wait State	
	$(\leq 40 \text{ MHz})$	
	Figure 5.2. Synchronous Read	
	Table 5.14. Burst Address Groups	
	Table 5.15. Configuration Register	
	Table 5.16. Autoselect Addresses	
	Table 5.17. Autoselect Entry	
	Table 5.18. Autoselect Exit	
	Figure 5.19. Single Word Program	
	Table 5.20. Single Word Program	33
	Table 5.21. Write Buffer Program	35
	Figure 5.22. Write Buffer Programming Operation	
	Table 5.23. Sector Erase	
	Figure 5.24. Sector Erase Operation	
	Table 5.25. Chip Erase	
	Table 5.26. Erase Suspend	
	Table 5.27. Erase Resume	
	Table 5.28. Program Suspend	
	Table 5.29. Program Resume	42

Table 5.30. Unlock Bypass Entry	
Table 5.31. Unlock Bypass Program	
Table 5.32. Unlock Bypass Reset	
Figure 5.33. Write Operation Status Flowchart	
Table 5.34. DQ6 and DQ2 Indications	
Table 5.35. Write Operation Status	
Table 5.36. Reset	
Figure 6.2. Lock Register Program Algorithm	
Table 8.2. SecSi Sector Entry	
Table 8.3. SecSi Sector Program	
Table 8.4. SecSi Sector Entry	64
Figure 9.2. Maximum Positive Overshoot Waveform	65
Figure 9.3. Test Setup	
Figure 9.4. Input Waveforms and Measurement Levels	
Figure 9.5. V _{CC} Power-up Diagram	67
Figure 9.6. CLK Characterization	
Figure 9.7. CLK Synchronous Burst Mode Read	
Figure 9.8. 8-word Linear Burst with Wrap Around	
Figure 9.9. 8-word Linear Burst without Wrap Around	72
Figure 9.10. Linear Burst with RDY Set One Cycle Before Data	73
· · · j ·· · · · · · · · · · · · · · · · · ·	74
Figure 9.12. Reset Timings	
Figure 9.2. Chip/Sector Erase Operation Timings: WE# Latched	
Addresses	77
Figure 9.13. Asynchronous Program Operation Timings: WE#	
Latched Addresses	78
Figure 9.14. Synchronous Program Operation Timings:	
CLK Latched Addresses	
Figure 9.15. Accelerated Unlock Bypass Programming Timing	80
Figure 9.16. Data# Polling Timings	
(During Embedded Algorithm)	
	81
Figure 9.18. Synchronous Data Polling	
Timings/Toggle Bit Timings	81
Figure 9.19. DQ2 vs. DQ6	82
Figure 9.20. Latency with Boundary Crossing when	
Frequency > 66 MHz	82
Figure 9.21. Latency with Boundary Crossing into Program/	
Erase Bank	
Figure 9.22. Example of Wait States Insertion	
Figure 9.23. Back-to-Back Read/Write Cycle Timings	
Table 10.2. Sector Protection Commands	
Table 10.3. CFI Query Identification String	
Table 10.4. System Interface String	
Table 10.5. Device Geometry Definition	
Table 10.6. Primary Vendor-Specific Extended Query	93

pSRAM Type 4

Features
Pin Description
Power Up Sequence
Timing Diagrams 100
Power Up
Figure 11.24. Power Up Timing 100
Standby Mode
Figure 11.25. Standby Mode State Machines 100
Functional Description
Table 11.7. Asynchronous 4 Page Read & Asynchronous Write Mode (A15/A14=0/0)101
Table 11.8. Synchronous Burst Read & Asynchronous Write Mode
(A15/A14=0/1)102
Table 11.9. Synchronous Burst Read & Synchronous Burst Write
Mode(A15/A14=1/0)103
Mode Register Setting Operation

Mode Register Set (MRS)	104
Table 11.10. Mode Register Setting According to	
Field of Function	
Table 11.11. Mode Register Set	
MRS Pin Control Type Mode Register Setting Timing	
Figure 11.26. Mode Register Setting Timing ($OE\# = V_{IH}$)	
Table 11.12. MRS AC Characteristics	
Asynchronous Operation	
Asynchronous 4 Page Read Operation	
Asynchronous Write Operation	
Asynchronous Write Operation in Synchronous Mode	
Figure 11.27. Asynchronous 4-Page Read Figure 11.28. Asynchronous Write	
Synchronous Burst Operation	
Synchronous Burst Read Operation	
Synchronous Burst Write Operation	
Figure 11.29. Synchronous Burst Read	
Figure 11.30. Synchronous Burst Write	
Synchronous Burst Operation Terminology	
Clock (CLK)	
Latency Count	
Table 11.13. Latency Count Support	
Table 11.14. Number of CLocks for 1st Data	109
Figure 11.31. Latency Configuration (Read)	
Burst Length	
Burst Stop	
Synchronous Burst Operation Terminology	. 110
Wait Control (WAIT#)	
Figure 11.32. WAIT # and Read/Write Latency Control	. 111
Burst Type	111
Table 11.15. Burst Sequence	
Table 11.15. Burst Sequence Low Power Features Internal TCSR	. 112 112
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit	II2 II2 . 112
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics	II2 II2 . 112 112
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization	II2 II2 . 112 112 II2
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode	II2 . 112 . 112 . 112 112 II2
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings	II2 II2I12I12II2II2II2II2II2II2
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions	. II2 II2 112 II2 II2 II2 II2 II3
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions	. II2 II2 112 II2 II2 II2 II2 II3
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = I MHz)	 II2 112 112 112 112 112 II2 II3 II3 II3
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions	 II2 112 112 112 112 112 II3 II3 II3 II4
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = 1 MHz) DC and Operating Characteristics Common	 II2 112 112 112 112 II2 II3 II3 II3 II4
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = 1 MHz) DC and Operating Characteristics Common AC Operating Conditions	. II2
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = 1 MHz) DC and Operating Characteristics Common	. II2 . 112 . 112 . 112 . 112 . II3 . II3 . II3 . II3 . II4 . II5 II5
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = I MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference)	. II2 . 112 . 112 . 112 . 112 . II3 . II3 . II3 . II3 . II4
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = 1 MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference) Figure 11.34. Output Load.	. II2 II2 II2 II2 II2 II3 . II3 . II3 . II3 . II3 . II4 II4 . II5 . 115 II6
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = I MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference) Figure 11.34. Output Load Asynchronous AC Characteristics	. 112 . 112 . 112 112 . 113 . 113 . 113 . 113 . 114 . 115 . 115 . 115 . 115 . 117
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = I MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference) Figure 11.34. Output Load Asynchronous AC Characteristics Timing Diagrams	. 112 . 112 . 112 . 112 . 112 . 113 . 113 . 113 . 113 . 113 . 114 . 115 . 115 . 115 . 115 . 117 . 117
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = I MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference) Figure 11.34. Output Load Asynchronous AC Characteristics Timing Diagrams Asynchronous Read Timing Waveform	. 112 . 112 . 112 . 112 11 2 11 2 11 3 . 113 . 113 . 113 . 113 . 114 . 115 . 115 . 115 . 115 . 117 117
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = I MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference) Figure 11.34. Output Load Asynchronous AC Characteristics Timing Diagrams Asynchronous Read Timing Waveform Figure 11.35. Timing Waveform Of Asynchronous Read Cycle Table 11.17. Asynchronous Read AC Characteristics	. 112
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = I MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference) Figure 11.34. Output Load Asynchronous AC Characteristics Timing Diagrams Asynchronous Read Timing Waveform Figure 11.35. Timing Waveform Of Asynchronous Read Cycle Table 11.17. Asynchronous Read AC Characteristics Page Read Figure 11.36. Timing Waveform Of Page Read Cycle	. 112
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = I MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference) Figure 11.34. Output Load Asynchronous AC Characteristics Timing Diagrams Asynchronous Read Timing Waveform Figure 11.35. Timing Waveform Of Asynchronous Read Cycle Table 11.17. Asynchronous Read AC Characteristics Page Read Figure 11.36. Timing Waveform Of Page Read Cycle Table 11.18. Asynchronous Page Read AC Characteristics	. 112
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = I MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference) Figure 11.34. Output Load Asynchronous AC Characteristics Timing Diagrams Asynchronous Read Timing Waveform Figure 11.35. Timing Waveform Of Asynchronous Read Cycle Table 11.17. Asynchronous Read AC Characteristics Page Read Figure 11.36. Timing Waveform Of Page Read Cycle Table 11.18. Asynchronous Page Read AC Characteristics	. 112
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = I MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference) Figure 11.34. Output Load Asynchronous AC Characteristics Timing Diagrams Asynchronous Read Timing Waveform Figure 11.35. Timing Waveform Of Asynchronous Read Cycle Table 11.17. Asynchronous Read AC Characteristics Page Read Figure 11.36. Timing Waveform Of Page Read Cycle Table 11.18. Asynchronous Page Read AC Characteristics Asynchronous Write Timing Waveform Figure 11.37. Timing Waveform	. 112
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = I MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference) Figure 11.34. Output Load Asynchronous AC Characteristics Timing Diagrams Asynchronous Read Timing Waveform Figure 11.35. Timing Waveform Of Asynchronous Read Cycle Table 11.17. Asynchronous Read AC Characteristics Page Read Figure 11.36. Timing Waveform Of Page Read Cycle Table 11.18. Asynchronous Page Read AC Characteristics Asynchronous Write Timing Waveform Figure 11.37. Timing Waveform	. 112
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = 1 MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference) Figure 11.34. Output Load Asynchronous AC Characteristics Timing Diagrams Asynchronous Read Timing Waveform Figure 11.35. Timing Waveform Of Asynchronous Read Cycle Table 11.17. Asynchronous Page Read AC Characteristics Page Read Figure 11.36. Timing Waveform Of Page Read Cycle Table 11.18. Asynchronous Page Read AC Characteristics Asynchronous Write Timing Waveform Figure 11.37. Timing Waveform Figure 11.37. Timing Waveform Figure 11.37. Timing Waveform Figure 11.37. Timing Waveform Figure 11.39. Asynchronous Write AC Characteristics	. 112
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = 1 MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference) Figure 11.34. Output Load Asynchronous AC Characteristics Timing Diagrams Asynchronous Read Timing Waveform Figure 11.35. Timing Waveform Of Asynchronous Read Cycle Table 11.17. Asynchronous Read AC Characteristics Page Read Figure 11.36. Timing Waveform Of Page Read Cycle Table 11.18. Asynchronous Page Read AC Characteristics Asynchronous Write Timing Waveform Figure 11.37. Timing Waveform Figure 11.38. Timing Waveform of Write Cycle Table 11.19. Asynchronous Write AC Characteristics Write Cycle 2 Figure 11.38. Timing Waveform of Write Cycle(2)	. 112
Table 11.15. Burst Sequence Low Power Features Internal TCSR Figure 11.33. PAR Mode Execution and Exit Table 11.16. PAR Mode Characteristics Driver Strength Optimization Partial Array Refresh (PAR) mode Absolute Maximum Ratings DC Recommended Operating Conditions Capacitance (Ta = 25°C, f = 1 MHz) DC and Operating Characteristics Common AC Operating Conditions Test Conditions (Test Load and Test Input/Output Reference) Figure 11.34. Output Load Asynchronous AC Characteristics Timing Diagrams Asynchronous Read Timing Waveform Figure 11.35. Timing Waveform Of Asynchronous Read Cycle Table 11.17. Asynchronous Page Read AC Characteristics Page Read Figure 11.36. Timing Waveform Of Page Read Cycle Table 11.18. Asynchronous Page Read AC Characteristics Asynchronous Write Timing Waveform Figure 11.37. Timing Waveform Figure 11.37. Timing Waveform Figure 11.37. Timing Waveform Figure 11.37. Timing Waveform Figure 11.39. Asynchronous Write AC Characteristics	. II2 II2 II2 II2 II3 . II3 . II3 . II4 . II5 II5 . 115 . 115 . 115 . 117 II6 . II7 II7 II7 II8 II8 II8 II8 II8 II8 II9

Type) 121
Table 11.21. Asynchronous Write in Synchronous Mode AC
Characteristics
Asynchronous Write Timing Waveform in Synchronous Mode
Write Cycle (Low ADV# Type)
Figure 11.40. Timing Waveform Of Write
Cycle (Low ADV# Type)
Table 11.22. Asynchronous Write in Synchronous Mode AC
Characteristics
Write Cycle (Low ADV# Type)
Figure 11.41. Timing Waveform Of Write Cycle
(Low ADV# Type) 123
Table 11.23. Asynchronous Write in Synchronous Mode AC
Characteristics
Multiple Write Cycle (Low ADV# Type)
Figure 11.42. Timing Waveform Of Multiple Write Cycle (Low ADV#
Туре) 124
Table 11.24. Asynchronous Write in Synchronous Mode AC
Characteristics
AC Operating Conditions
Test Conditions (Test Load and Test Input/Output Reference)126
Figure 11.43. AC Output Load Circuit 126
Table 11.25. Synchronous AC Characteristics 127
Synchronous Burst Operation
Timing Waveform 128
Figure 11.44. Timing Waveform Of Basic Burst Operation 128
Table 11.26. Burst Operation AC Characteristics 128
Synchronous Burst Read Timing Waveform 129
Read Timings129
Figure 11.45. Timing Waveform of Burst Read Cycle (1) 129
Table 11.27. Burst Read AC Characteristics
Figure 11.46. Timing Waveform of Burst Read Cycle (2) 130
Table 11.28. Burst Read AC Characteristics 131
Table 11.28. Burst Read AC Characteristics 131 Figure 11.47. Timing Waveform of Burst Read Cycle (3) 131
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132
Table 11.28. Burst Read AC Characteristics 131 Figure 11.47. Timing Waveform of Burst Read Cycle (3) 131 Table 11.29. Burst Read AC Characteristics 132 Write Timings 133
Table 11.28. Burst Read AC Characteristics 131 Figure 11.47. Timing Waveform of Burst Read Cycle (3) 131 Table 11.29. Burst Read AC Characteristics 132 Write Timings 133 Figure 11.48. Timing Waveform of Burst Write Cycle (1) 133
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics135
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics135Synchronous Burst Read Stop
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics135Synchronous Burst Read Stop136
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics135Synchronous Burst Read Stop136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics135Synchronous Burst Read Stop136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Table 11.32. Burst Read Stop AC Characteristics136
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics135Synchronous Burst Read Stop136Timing Waveform136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Synchronous Burst Read Stop AC Characteristics136Synchronous Burst Write Stop136
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics135Synchronous Burst Read Stop136Timing Waveform136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Synchronous Burst Read Stop AC Characteristics136Table 11.32. Burst Read Stop AC Characteristics136Synchronous Burst Write Stop137
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics135Synchronous Burst Read Stop136Timing Waveform136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Synchronous Burst Read Stop AC Characteristics136Table 11.32. Burst Read Stop AC Characteristics136Synchronous Burst Write Stop137Figure 11.51. Timing Waveform137Figure 11.51. Timing Waveform137
Table 11.28. Burst Read AC Characteristics 131 Figure 11.47. Timing Waveform of Burst Read Cycle (3) 131 Table 11.29. Burst Read AC Characteristics 132 Write Timings 133 Figure 11.48. Timing Waveform of Burst Write Cycle (1) 133 Table 11.30. Burst Write AC Characteristics 134 Figure 11.49. Timing Waveform of Burst Write Cycle (2) 135 Table 11.31. Burst Write AC Characteristics 135 Synchronous Burst Read Stop 136 Timing Waveform 136 Figure 11.50. Timing Waveform of Burst Read Stop by CS# 136 Table 11.32. Burst Read Stop AC Characteristics 136 Synchronous Burst Write Stop 136 Timing Waveform 136 Figure 11.51. Timing Waveform of Burst Write Stop by CS# 137 Figure 11.51. Timing Waveform of Burst Write Stop by CS# 137 Table 11.33. Burst Write Stop AC Characteristics 137
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics135Synchronous Burst Read Stop136Timing Waveform136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Table 11.32. Burst Read Stop AC Characteristics136Synchronous Burst Write Stop137Figure 11.51. Timing Waveform of Burst Write Stop by CS#137Table 11.33. Burst Write Stop AC Characteristics137Synchronous Burst Read Suspend Timing137Synchronous Burst Read Suspend Timing137
Table 11.28. Burst Read AC Characteristics 131 Figure 11.47. Timing Waveform of Burst Read Cycle (3) 131 Table 11.29. Burst Read AC Characteristics 132 Write Timings 133 Figure 11.48. Timing Waveform of Burst Write Cycle (1) 133 Table 11.30. Burst Write AC Characteristics 134 Figure 11.49. Timing Waveform of Burst Write Cycle (2) 135 Table 11.31. Burst Write AC Characteristics 135 Synchronous Burst Read Stop 136 Timing Waveform 136 Figure 11.50. Timing Waveform of Burst Read Stop by CS# 136 Table 11.32. Burst Read Stop AC Characteristics 136 Synchronous Burst Write Stop 136 Timing Waveform 136 Table 11.33. Burst Write Stop P 137 Figure 11.51. Timing Waveform of Burst Write Stop by CS# 137 Table 11.33. Burst Write Stop AC Characteristics 137 Synchronous Burst Read Suspend Timing 137 Kaveform 137 Synchronous Burst Read Suspend Timing 138
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics136Synchronous Burst Read Stop136Timing Waveform136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Table 11.32. Burst Read Stop AC Characteristics136Synchronous Burst Write Stop137Figure 11.51. Timing Waveform of Burst Write Stop by CS#137Synchronous Burst Read Suspend Timing137Kaveform137Synchronous Burst Read Suspend Timing138Figure 11.52. Timing Waveform of Burst138Figure 11.52. Timing Waveform138Figure 11.52. Timing Waveform of Burst138
Table 11.28. Burst Read AC Characteristics 131 Figure 11.47. Timing Waveform of Burst Read Cycle (3) 131 Table 11.29. Burst Read AC Characteristics 132 Write Timings 133 Figure 11.48. Timing Waveform of Burst Write Cycle (1) 133 Table 11.30. Burst Write AC Characteristics 134 Figure 11.49. Timing Waveform of Burst Write Cycle (2) 135 Table 11.31. Burst Write AC Characteristics 136 Figure 11.49. Timing Waveform of Burst Write Cycle (2) 135 Synchronous Burst Read Stop 136 Timing Waveform 136 Figure 11.50. Timing Waveform of Burst Read Stop by CS# 136 Table 11.32. Burst Read Stop AC Characteristics 136 Synchronous Burst Write Stop 136 Timing Waveform 136 Figure 11.51. Timing Waveform of Burst Write Stop by CS# 137 Figure 11.51. Timing Waveform of Burst Write Stop by CS# 137 Table 11.33. Burst Write Stop AC Characteristics 137 Synchronous Burst Read Suspend Timing 138 Figure 11.52. Timing Waveform of Burst 138 Figure 11.52. Timing Waveform of Burst 138 Figure 11.52. Timing Wa
Table 11.28. Burst Read AC Characteristics 131 Figure 11.47. Timing Waveform of Burst Read Cycle (3) 131 Table 11.29. Burst Read AC Characteristics 132 Write Timings 133 Figure 11.48. Timing Waveform of Burst Write Cycle (1) 133 Table 11.30. Burst Write AC Characteristics 134 Figure 11.49. Timing Waveform of Burst Write Cycle (2) 135 Table 11.31. Burst Write AC Characteristics 136 Figure 11.49. Timing Waveform of Burst Write Cycle (2) 135 Synchronous Burst Read Stop 136 Timing Waveform 136 Figure 11.50. Timing Waveform of Burst Read Stop by CS# 136 Table 11.32. Burst Read Stop AC Characteristics 136 Synchronous Burst Write Stop 136 Timing Waveform 136 Figure 11.51. Timing Waveform of Burst Write Stop by CS# 137 Table 11.33. Burst Write Stop AC Characteristics 137 Table 11.33. Burst Write Stop AC Characteristics 137 Synchronous Burst Read Suspend Timing 138 Figure 11.52. Timing Waveform of Burst 138 Figure 11.52. Timing Waveform of Burst 138 Read Suspend Cycle (1)
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics136Synchronous Burst Read Stop136Timing Waveform136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Table 11.32. Burst Read Stop AC Characteristics136Synchronous Burst Write Stop137Figure 11.51. Timing Waveform of Burst Write Stop by CS#137Table 11.33. Burst Write Stop AC Characteristics137Synchronous Burst Read Suspend Timing138Figure 11.52. Timing Waveform of Burst138Figure 11.52. Timing Waveform of Burst138Table 11.34. Burst Read Suspend AC Characteristics138Table 11.34. Burst Read Suspend AC Characteristics138
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics136Synchronous Burst Read Stop136Timing Waveform136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Table 11.32. Burst Read Stop AC Characteristics136Synchronous Burst Write Stop137Figure 11.51. Timing Waveform of Burst Write Stop by CS#137Table 11.33. Burst Write Stop AC Characteristics137Synchronous Burst Read Suspend Timing138Figure 11.52. Timing Waveform of Burst138Figure 11.52. Timing Waveform of Burst138Table 11.34. Burst Read Suspend AC Characteristics138Transition Timing Waveform Between Read And139
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics136Synchronous Burst Read Stop136Timing Waveform136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Table 11.32. Burst Read Stop AC Characteristics136Synchronous Burst Write Stop137Figure 11.51. Timing Waveform of Burst Write Stop by CS#137Table 11.33. Burst Write Stop AC Characteristics137Synchronous Burst Read Suspend Timing138Figure 11.52. Timing Waveform of Burst138Figure 11.52. Timing Waveform of Burst138Table 11.34. Burst Read Suspend AC Characteristics138Transition Timing Waveform Between Read And139Figure 11.53. Synchronous Burst Read to Asynchronous Write139
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics136Synchronous Burst Read Stop136Timing Waveform136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Table 11.32. Burst Read Stop AC Characteristics136Synchronous Burst Write Stop137Figure 11.51. Timing Waveform of Burst Write Stop by CS#137Table 11.33. Burst Write Stop AC Characteristics137Synchronous Burst Read Suspend Timing138Figure 11.52. Timing Waveform of Burst138Figure 11.52. Timing Waveform of Burst138Table 11.34. Burst Read Suspend AC Characteristics137Synchronous Burst Read Suspend AC Characteristics138Transition Timing Waveform Between Read AndWriteWrite139Figure 11.53. Synchronous Burst Read to Asynchronous Write139Figure 11.53. Synchronous Burst Read to Asynchronous Write139
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics136Synchronous Burst Read Stop136Timing Waveform136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Table 11.32. Burst Read Stop AC Characteristics136Synchronous Burst Write Stop137Figure 11.51. Timing Waveform of Burst Write Stop by CS#137Table 11.33. Burst Write Stop AC Characteristics137Synchronous Burst Read Suspend Timing138Figure 11.52. Timing Waveform of Burst138Figure 11.52. Timing Waveform of Burst138Table 11.34. Burst Read Suspend AC Characteristics137Synchronous Burst Read Suspend AC Characteristics138Transition Timing Waveform Between Read AndWriteWrite139Figure 11.53. Synchronous Burst Read to Asynchronous Write (Address Latch Type)139Table 11.35. Burst Read to Asynchronous Write (Address Latch Type)139Table 11.35. Burst Read to Asynchronous Write (Address Latch Type)139
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics136Synchronous Burst Read Stop136Timing Waveform136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Table 11.32. Burst Read Stop AC Characteristics136Synchronous Burst Write Stop137Timing Waveform137Figure 11.51. Timing Waveform of Burst Write Stop by CS#137Table 11.33. Burst Write Stop AC Characteristics137Synchronous Burst Read Suspend Timing138Figure 11.52. Timing Waveform of Burst138Figure 11.52. Timing Waveform of Burst138Table 11.34. Burst Read Suspend AC Characteristics138Transition Timing Waveform Between Read And139Write139Figure 11.53. Synchronous Burst Read to Asynchronous Write139Table 11.35. Burst Read to Asynchronous Write (Address Latch Type)139Table 11.35. Burst Read to Asynchronous Write (Address Latch Type)139
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics136Synchronous Burst Read Stop136Timing Waveform136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Table 11.32. Burst Read Stop AC Characteristics136Synchronous Burst Write Stop137Figure 11.51. Timing Waveform of Burst Write Stop by CS#137Table 11.33. Burst Write Stop AC Characteristics137Synchronous Burst Read Suspend Timing138Figure 11.52. Timing Waveform of Burst138Figure 11.52. Timing Waveform of Burst138Figure 11.52. Timing Waveform of Burst138Table 11.34. Burst Read Suspend AC Characteristics138Transition Timing Waveform Between Read And139Write139Figure 11.53. Synchronous Burst Read to Asynchronous Write139Table 11.35. Burst Read to Asynchronous Write (Low139Figure 11.54. Synchronous Burst Read to Asynchronous Write (Low139Figure 11.54. Synchronous Burst Read to Asynchronous Write (Low139Figure 11.54. Synchronous Burst Read to Asynchronous Write (Low139
Table 11.28. Burst Read AC Characteristics131Figure 11.47. Timing Waveform of Burst Read Cycle (3)131Table 11.29. Burst Read AC Characteristics132Write Timings133Figure 11.48. Timing Waveform of Burst Write Cycle (1)133Table 11.30. Burst Write AC Characteristics134Figure 11.49. Timing Waveform of Burst Write Cycle (2)135Table 11.31. Burst Write AC Characteristics136Synchronous Burst Read Stop136Timing Waveform136Figure 11.50. Timing Waveform of Burst Read Stop by CS#136Table 11.32. Burst Read Stop AC Characteristics136Synchronous Burst Write Stop137Timing Waveform137Figure 11.51. Timing Waveform of Burst Write Stop by CS#137Table 11.33. Burst Write Stop AC Characteristics137Synchronous Burst Read Suspend Timing138Figure 11.52. Timing Waveform of Burst138Figure 11.52. Timing Waveform of Burst138Table 11.34. Burst Read Suspend AC Characteristics138Transition Timing Waveform Between Read And139Write139Figure 11.53. Synchronous Burst Read to Asynchronous Write139Table 11.35. Burst Read to Asynchronous Write (Address Latch Type)139Table 11.35. Burst Read to Asynchronous Write (Address Latch Type)139



AC Characteristics140
Figure 11.55. Asynchronous Write (Address Latch Type) to
Synchronous Burst Read Timing 141
Table 11.37. Asynchronous Write (Address Latch Type) to Burst
Read AC Characteristics141
Figure 11.56. Asynchronous Write (Low ADV# Type) to
Synchronous Burst Read Timing 142
Table 11.38. Asynchronous Write (Low ADV# Type) to Burst Read
AC Characteristics142
Figure 11.57. Synchronous Burst Read to Synchronous Burst Write

Timing 143
Table 11.39. Asynchronous Write (Low ADV# Type) to Burst Read
AC Characteristics 143
Figure 11.58. Synchronous Burst Write to Synchronous Burst Read
Timing 144
Table 11.40. Asynchronous Write (Low ADV# Type) to Burst Read
AC Characteristics 144
Revision Summary 146



Product Selector Guide

WS256N + I28 pSRAM


Device-Model	p SRAM density	Flash Speed MHz	p SRAM speed MHz	DYB Bits - Power Up	Supplier	Package
S71WS256ND0-E3	128M	54	54	0 (Protected)		TSD084
S71WS256ND0-E7	120101	54	54	1 (Unprotected [Default state])	Type 4	9x12x1.2

WS5I2N + I28 pSRAM

Device-Model	p SRAM density	Flash Speed MHz	p SRAM speed MHz	DYB Bits - Power Up	Supplier	Package
S71WS512ND0-Y3	128Mb	54	54	0	1.8V RAM	FEA084
S71WS512ND0-Y7	120110	J4	74	1	Type 4	9x12x1.4



MCP Block Diagram




Notes:

- 1. For 1 Flash + pSRAM, F1-CE# = CE#. For 2 Flash + pSRAM, CE# = F1-CE# and F2-CE# is the chip-enable pin for the second Flash.
- 2. Only needed for S71WS512N.
- 3. For the 128M pSRAM devices, there are 23 shared addresses.



Connection Diagrams

Type 4 - based Pinout



84-ball Fine-Pitch Ball Grid Array Type 4-based Pinout (Top View, Balls Facing Down)


Notes:

- 1. In MCP's based on a single S29WS256N (S71WS256N), ball B5 is RFU. In MCP's based on two S29WS256N (S71WS512), ball B5 is or F2-CE#.
- 2. Addresses are shared between Flash and RAM depending on the density of the pSRAM.

МСР	Flash-only Addresses	Shared Addresses	
S71WS256NC0	A23-A22	A21-A0	
S71WS512ND0	A23	A22-A0	







Notes:

- 1. In a 3.0V system, the GL device used as Data has to have WP tied to VCC.
- 2. F1 and F2 denote XIP/Flash, F3 and F4 denote Data/Companion Flash.




Input/Output Descriptions

A23-A0	=	Address inputs
DQ15-DQ0	=	Data input/output
OE#	=	Output Enable input. Asynchronous relative to CLK for the Burst mode.
WE#	=	Write Enable input.
V _{SS}	=	Ground
NC	=	No Connect; not connected internally
RDY	=	Ready output. Indicates the status of the Burst read. The WAIT# pin of the pSRAM is tied to RDY.
CLK	=	Clock input. In burst mode, after the initial word is output, subsequent active edges of CLK increment the internal address counter. Should be at $V_{\rm IL}$ or $V_{\rm IH}$ while in asynchronous mode
AVD#	=	Address Valid input. Indicates to device that the valid address is present on the address inputs.
		Low = for asynchronous mode, indicates valid address; for burst mode, causes starting address to be latched.
		High = device ignores address inputs
F-RST#	=	Hardware reset input. Low = device resets and returns to reading array data
F-WP#	=	Hardware write protect input. At V_{IL} , disables program and erase functions in the four outermost sectors. Should be at V_{IH} for all other conditions.
F-ACC	=	Accelerated input. At V_{HH} , accelerates programming; automatically places device in unlock bypass mode. At V_{IL} , disables all program and erase functions. Should be at V_{IH} for all other conditions.
R-CE1#	=	Chip-enable input for pSRAM.
F1-CE#	=	Chip-enable input for Flash 1. Asynchronous relative to CLK for Burst Mode.
F2-CE#	=	Chip-enable input for Flash 2. Asynchronous relative to CLK for Burst Mode. This applies to the 512Mb MCP only.
R-MRS	=	Mode register select for Type 4.
F-VCC	=	Flash 1.8 Volt-only single power supply.
R-VCC	=	pSRAM Power Supply.
R-UB#	=	Upper Byte Control (pSRAM).
R-LB#	=	Lower Byte Control (pSRAM).
DNU	=	Do Not Use.



Ordering Information

The order number (Valid Combination) is formed by the following:





Valid Combinations

256Mb - WS256N Flash + 128 pSRAM


Order Number	Package Marking	Temperature Range °C	Burst Speed	DYB Power-up State	Material Set	Supplier
S71WS256ND0BAWE3	71WS256ND0BAWE3			0(Protected)		1.8V RAM
S71WS256ND0BAWE7	71WS256ND0BAWE7	-25° to +85°C		1(Unprotected [Default State])	Pb-free	Type 4
S71WS256ND0BAIE3	71WS256ND0BAIE3			0(Sectors Protected)	compliant	1.8V RAM
S71WS256ND0BAIE7	71WS256ND0BAIE7	-40° to +85°C	54MHz	1(Unprotected [Default State])		Type 4
S71WS256ND0BFWE3	71WS256ND0BFWE3		5414112	0(Protected)		1.0\/ DAM
S71WS256ND0BFWE7	71WS256ND0BFWE7	-25° to +85°C		1(Unprotected [Default State])	Pb-free	1.8V RAM Type 4
S71WS256ND0BFIE3	71WS256ND0BFIE3			0(Protected)	PD-Iree	1.8V RAM
S71WS256ND0BFIE7	71WS256ND0BFIE7	-40° to +85°C		1(Unprotected [Default State])		Type 4

2x256Mb—WS256N Flash + 128Mb pSRAM

Order Number	Package Marking	Temperature Range °C	Burst Speed	DYB Power-up State	Material Set	Supplier
S71WS512ND0BAWE3	71WS512ND0BAWE3			0(Protected)		1.8V RAM
S71WS512ND0BAWE7	71WS512ND0BAWE7	-25° to +85°C		1(Unprotected [Default State])	Pb-free	Type 4
S71WS512ND0BAIE3	71WS512ND0BAIE3			0(Protected)	compliant	1.8V RAM
S71WS512ND0BAIE7	71WS512ND0BAIE7	-40° to +85°C	54MHz	1(Unprotected [Default State])		Type 4
S71WS512ND0BFWE3	71WS512ND0BFWE3			0(Protected)		1.8V RAM
S71WS512ND0BFWE7	71WS512ND0BFWE7	-25° to +85°C		1(Unprotected [Default State])	Pb-free	Type 4
S71WS512ND0BFIE3	71WS512ND0BFIE3	-40° to +85°C		0(Protected)		1.8V RAM
S71WS512ND0BFIE7	71WS512ND0BFIE7	-40° 10 +85°C		0(Protected)		Type 4




Physical Dimensions



FEA084—84-ball Fine-Pitch Ball Grid Array (FBGA) 12.0 x 9.0 mm MCP Compatible Package

3423 \ 16-038.21a

TSD084—84-ball Fine-Pitch Ball Grid Array (FBGA) 12.0 x 9.0 mm MCP Compatible Package



PACKAGE		TSD 084		
JEDEC		N/A		
D x E	12.0	00 mm x 9.00 PACKAGE	mm	
SYMBOL	MIN	NOM	MAX	NOTE
A			1.20	PROFILE
A1	0.17			BALL HEIGHT
A2	0.81		0.94	BODY THICKNESS
D		12.00 BSC.		BODY SIZE
E		9.00 BSC.		BODY SIZE
D1		8.80 BSC.		MATRIX FOOTPRINT
E1		7.20 BSC.		MATRIX FOOTPRINT
MD		12		MATRIX SIZE D DIRECTION
ME		10		MATRIX SIZE E DIRECTION
n		84		BALL COUNT
φb	0.35	0.40	0.45	BALL DIAMETER
eE		0.80 BSC.		BALL PITCH
eD		0.80 BSC		BALL PITCH
SD / SE		0.40 BSC.		SOLDER BALL PLACEMENT
	B1,B E1,E H1,H10,	3,A4,A5,A6,7, 10,C1,C10,D 10,F1,F10,G J1,J10,K1,K1 M4,M5,M6,M	1,D10 1,G10 0,L1,L10	DEPOPULATED SOLDER BALLS

NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 - SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

- C DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- A SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\boxed{e/2}$

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

9


A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3426\ 16-038.22

N/A



TLA084–84-ball Fine-Pitch Ball Grid Array (FBGA) 11.6x8.0x1.2 mm MCP **Compatible Package**



3372-2 \ 16-038.22a

Note: BSC is an ANSI standard for Basic Space Centering

S29WSxxxN MirrorBit[™] Flash Family

S29WS256N, S29WSI28N, S29WS064N 256/I28/64 Megabit (I6/8/4 M x I6-Bit) CMOS I.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory



Data Sheet

PRELIMINARY

General Description

The Spansion S29WS256/128/064N are MirrorbitTM Flash products fabricated on 110 nm process technology. These burst mode Flash devices are capable of performing simultaneous read and write operations with zero latency on two separate banks using separate data and address pins. They operate up to 80 MHz and use a single V_{CC} of 1.7–1.95 volts that makes them ideal for today's demanding wireless applications requiring higher density, better performance and lowered power consumption.

Distinctive Characteristics

- Single 1.8 V read/program/erase (1.70–1.95 V)
- 110 nm MirrorBit[™] Technology
- Simultaneous Read/Write operation with zero latency
- 32-word Write Buffer
- Sixteen-bank architecture consisting of 16/8/4 Mbit for WS256N/128N/064N, respectively
- Four 16 Kword sectors at both top and bottom of memory array
- 254/126/62 64 Kword sectors (WS256N/128N/ 064N)
- Programmable burst read modes
 - Linear for 32, 16 or 8 words linear read with or without wrap-around
 - Continuous sequential read mode
- SecSi[™] (Secured Silicon) Sector region consisting of 128 words each for factory and customer
- 20-year data retention (typical)
- Cycling Endurance: 100,000 cycles per sector (typical)
- RDY output indicates data available to system

Performance Characteristics

Read Access Times										
Speed Option (MHz) 80 66 54										
Max. Synch. Latency, ns (t_{IACC})	69	69	69							
Max. Synch. Burst Access, ns (t_{BACC})	9	11.2	13.5							
Max. Asynch. Access Time, ns (t _{ACC})	70	70	70							
Max CE# Access Time, ns (t _{CE})	70	70	70							
Max OE# Access Time, ns (t _{OE})	11.2	11.2	13.5							

- Command set compatible with JEDEC standards
- Hardware (WP#) protection of top and bottom sectors
- Dual boot sector configuration (top and bottom)
- Offered Packages
 - WS064N: 80-ball FBGA (7 mm x 9 mm)
 - WS256N/128N: 84-ball FBGA (8 mm x 11.6 mm)
- Low V_{CC} write inhibit
- Persistent and Password methods of Advanced Sector Protection
- Write operation status bits indicate program and erase operation completion
- Suspend and Resume commands for Program and Erase operations
- Unlock Bypass program command to reduce programming time
- Synchronous or Asynchronous program operation, independent of burst control register settings
- ACC input pin to reduce factory programming time
- Support for Common Flash Interface (CFI)
- Industrial Temperature range (contact factory)

Current Consumption (typical values)	
Continuous Burst Read @ 66 MHz	35 mA
Simultaneous Operation (asynchronous)	50 mA
Program (asynchronous)	19 mA
Erase (asynchronous)	19 mA
Standby Mode (asynchronous)	20 µA

Typical Program & Erase Times								
Single Word Programming	40 µs							
Effective Write Buffer Programming (V_{CC}) Per Word	9.4 µs							
Effective Write Buffer Programming (V_{ACC}) Per Word	6 µs							
Sector Erase (16 Kword Sector)	150 ms							
Sector Erase (64 Kword Sector)	600 ms							



I Input/Output Descriptions & Logic Symbol

Table identifies the input and output package connections provided on the device.

Symbol	Туре	Description
A23-A0	Input	Address lines for WS256N (A22-A0 for WS128 and A21-A0 for WS064N).
DQ15-DQ0	I/O	Data input/output.
CE#	Input	Chip Enable. Asynchronous relative to CLK.
OE#	Input	Output Enable. Asynchronous relative to CLK.
WE#	Input	Write Enable.
V _{CC}	Supply	Device Power Supply.
V _{IO}	Input	VersatileIO Input. Should be tied to V_{CC} .
V _{SS}	I/O	Ground.
NC	No Connect	Not connected internally.
RDY	Output	Ready. Indicates when valid burst data is ready to be read.
CLK	Input	Clock Input. In burst mode, after the initial word is output, subsequent active edges of CLK increment the internal address counter. Should be at $V_{\rm IL}$ or $V_{\rm IH}$ while in asynchronous mode.
AVD#	Input	Address Valid. Indicates to device that the valid address is present on the address inputs. When low during asynchronous mode, indicates valid address; when low during burst mode, causes starting address to be latched at the next active clock edge. When high, device ignores address inputs.
RESET#	Input	Hardware Reset. Low = device resets and returns to reading array data.
WP#	Input	Write Protect. At V_{IL} , disables program and erase functions in the four outermost sectors. Should be at V_{IH} for all other conditions.
ACC	Input	Acceleration Input. At V_{HH} , accelerates programming; automatically places device in unlock bypass mode. At V_{IL} , disables all program and erase functions. Should be at V_{IH} for all other conditions.
RFU	Reserved	Reserved for future use (see MCP look-ahead pinout for use with MCP).

Table I.I. Input/Output Descriptions



2 Block Diagram




Figure 2.I. S29WSxxxN Block Diagram



3 Additional Resources

Visit www.amd.com and www.fujitsu.com to obtain the following related documents:

Application Notes

- Using the Operation Status Bits in AMD Devices
- Understanding Burst Mode Flash Memory Devices
- Simultaneous Read/Write vs. Erase Suspend/Resume
- MirrorBit[™] Flash Memory Write Buffer Programming and Page Buffer Read
- Design-In Scalable Wireless Solutions with Spansion Products
- Common Flash Interface Version 1.4 Vendor Specific Extensions

Specification Bulletins

Contact your local sales office for details.

Drivers and Software Support

- Spansion low-level drivers
- Enhanced Flash drivers
- Flash file system

CAD Modeling Support

- VHDL and Verilog
- IBIS
- ORCAD

Technical Support

Contact your local sales office or contact Spansion LLC directly for additional technical support:

Email

US and Canada: HW.support@amd.com Asia Pacific: asia.support@amd.com Europe, Middle East, and Africa Japan: http://edevice.fujitsu.com/jp/support/tech/#b7

Frequently Asked Questions (FAQ)

http://ask.amd.com/ http://edevice.fujitsu.com/jp/support/tech/#b7

Phone

US: (408) 749-5703 Japan (03) 5322-3324

Spansion LLC Locations

915 DeGuigne Drive, P.O. Box 3453 Sunnyvale, CA 94088-3453, USA Telephone: 408-962-2500 or 1-866-SPANSION

Spansion Japan Limited 4-33-4 Nishi Shinjuku, Shinjuku-ku Tokyo, 160-0023 Telephone: +81-3-5302-2200 Facsimile: +81-3-5302-2674

http://www.spansion.com



4 **Product Overview**

The S29WSxxxN family consists of 256, 128 and 64Mbit, 1.8 volts-only, simultaneous read/ write burst mode Flash device optimized for today's wireless designs that demand a large storage array, rich functionality, and low power consumption. These devices are organized in 16, 8 or 4 Mwords of 16 bits each and are capable of continuous, synchronous (burst) read or linear read (8-, 16-, or 32-word aligned group) with or without wrap around. These products also offer single word programming or a 32-word buffer for programming with program/ erase and suspend functionality. Additional features include:

- Advanced Sector Protection methods for protecting sectors as required
- 256 words of secured silicon (SecSi[™]) area for storing customer and factory secured information. The SecSi Sector is One Time Programmable and Protectable (OTTP).

4.1 Memory Map

The S29WS256/128/064N Mbit devices consist of 16 banks organized as shown in Tables 4.1–4.3.

Bank Size	Sector Count	Sector Size (KB)	Bank	Sector/ Sector Range	Address Range	Notes	
				SA000	000000h-003FFFh		
	4	22	32		SA001	004000h-007FFFh	Contains four smaller sectors at
2 MB	4	52	0	SA002	008000h-00BFFFh	bottom of addressable memory.	
				SA003	00C000h-00FFFFh		
	15	128		SA004 to SA018	010000h-01FFFFh to 0F0000h-0FFFFFh		
2 MB	16	128	1	SA019 to SA034	100000h-10FFFFh to 1F0000h-1FFFFFh		
2 MB	16	128	2	SA035 to SA050	200000h-20FFFFh to 2F0000h-2FFFFFh		
2 MB	16	128	3	SA051 to SA066	300000h-30FFFFh to 3F0000h-3FFFFFh		
2 MB	16	128	4	SA067 to SA082	400000h-40FFFFh to 4F0000h-4FFFFFh		
2 MB	16	128	5	SA083 to SA098	500000h-50FFFFh to 5F0000h-5FFFFFh		
2 MB	16	128	6	SA099 to SA114	600000h-60FFFFh to 6F0000h-6FFFFFh		
2 MB	16	128	7	SA115 to SA130	700000h-70FFFFh to 7F0000h-7FFFFFh	All 128 KB sectors. Pattern for sector address range	
2 MB	16	128	8	SA131 to SA146	800000h-80FFFFh to 8F0000h-8FFFFFh	is xx0000h-xxFFFFh. (see note)	
2 MB	16	128	9	SA147 to SA162	900000h-90FFFFh to 9F0000h-9FFFFFh	(see note)	
2 MB	16	128	10	SA163 to SA178	A00000h-A0FFFFh to AF0000h-AFFFFFh		
2 MB	16	128	11	SA179 to SA194	B00000h-B0FFFFh to BF0000h-BFFFFFh		
2 MB	16	128	12	SA195 to SA210	C00000h-C0FFFFh to CF0000h-CFFFFFh		
2 MB	16	128	13	SA211 to SA226	D00000h-D0FFFFh to DF0000h-DFFFFFh		
2 MB	16	128	14	SA227 to SA242	E00000h-E0FFFh to EF0000h-EFFFFh		
	15	128		SA243 to SA257	F00000h-F0FFFFh to FE0000h-FEFFFFh		
				SA258	FF0000h-FF3FFFh		
2 MB	4	32	15	SA259	FF4000h-FF7FFFh	Contains four smaller sectors at	
	4	32		SA260	FF8000h-FFBFFFh	top of addressable memory.	
				SA261	FFC000h-FFFFFh		

Table 4.I. S29WS256N Sector & Memory Address Map

Note: This table has been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA005–SA017) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 KB sectors have the pattern xx00000h–xxFFFFh.



	Sector	Sector Size		Sector/		
Bank Size	Count	(KB)	Bank	Sector Range	Address Range	Notes
		32		SA000	000000h-003FFFh	
		32	Ī	SA001	004000h-007FFFh	Contains four smaller sectors at
1 MB	4	32	0	SA002	008000h-00BFFFh	bottom of addressable memory.
		32		SA003	00C000h-00FFFFh	
	7	128		SA004 to SA010	010000h-01FFFFh to 070000h-07FFFFh	
1 MB	8	128	1	SA011 to SA018	080000h-08FFFFh to 0F0000h-0FFFFFh	
1 MB	8	128	2	SA019 to SA026	100000h-10FFFFh to 170000h-17FFFFh	
1 MB	8	128	3	SA027 to SA034	180000h-18FFFFh to 1F0000h-1FFFFFh	
1 MB	8	128	4	SA035 to SA042	200000h-20FFFFh to 270000h-27FFFFh	
1 MB	8	128	5	SA043 to SA050	280000h-28FFFFh to 2F0000h-2FFFFFh	
1 MB	8	128	6	SA051 to SA058	300000h-30FFFFh to 370000h-37FFFFh	
1 MB	8	128	7	SA059 to SA066	380000h-38FFFFh to 3F0000h-3FFFFFh	All 128 KB sectors. Pattern for sector address range
1 MB	8	128	8	SA067 to SA074	400000h-40FFFFh to 470000h-47FFFFh	is xx0000h-xxFFFFh. (see note)
1 MB	8	128	9	SA075 to SA082	480000h-48FFFFh to 4F0000h-4FFFFFh	(See Hole)
1 MB	8	128	10	SA083 to SA090	500000h-50FFFFh to 570000h-57FFFFh	
1 MB	8	128	11	SA091 to SA098	580000h-58FFFFh to 5F0000h-5FFFFFh	
1 MB	8	128	12	SA099 to SA106	600000h-60FFFFh to 670000h-67FFFh	
1 MB	8	128	13	SA107 to SA114	680000h-68FFFFh to 6F0000h-6FFFFh	
1 MB	8	128	14	SA115 to SA122	700000h-70FFFFh to 770000h-77FFFFh	
	7	128		SA123 to SA129	780000h-78FFFFh to 7E0000h-7EFFFFh	
		32		SA130	7F0000h-7F3FFFh	
1 MB	4	32	15	SA131	7F4000h-7F7FFFh	Contains four smaller sectors at
	4	32		SA132	7F8000h-7FBFFFh	top of addressable memory.
		32		SA133	7FC000h-7FFFFFh	

Note: This table has been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA005–SA009) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 KB sectors have the pattern xx00000h–xxFFFFh.



	Sector	Sector Size		Sector/		
Bank Size	Count	(КВ)	Bank	Sector Range	Address Range	Notes
				SA000	000000h-003FFFh	
	4	32		SA001	004000h-007FFFh	Contains four smaller sectors at
	4	52		SA002	008000h-00BFFFh	bottom of addressable memory.
0.5 MB			0	SA003	00C000h-00FFFFh	
				SA004	010000h-01FFFFh	
	3	128		SA005	020000h-02FFFFh	
				SA006	030000h-03FFFFh	
0.5 MB	4	128	1	SA007-SA010	040000h-04FFFFh to 070000h-07FFFFh	
0.5 MB	4	128	2	SA011-SA014	080000h-08FFFFh to 0B0000h-0BFFFFh	
0.5 MB	4	128	3	SA015-SA018	0C0000h-0CFFFFh to 0F0000h-0FFFFFh	
0.5 MB	4	128	4	SA019-SA022	100000h-10FFFFh to 130000h-13FFFFh	
0.5 MB	4	128	5	SA023-SA026	140000h-14FFFFh to 170000h-17FFFFh	
0.5 MB	4	128	6	SA027-SA030	180000h-18FFFFh to 1B0000h-1BFFFFh	All 128 KB sectors.
0.5 MB	4	128	7	SA031-SA034	1C0000h-1CFFFFh to 1F0000h-1FFFFFh	Pattern for sector address range is
0.5 MB	4	128	8	SA035-SA038	200000h-20FFFFh to 230000h-23FFFFh	xx0000h-xxFFFFh.
0.5 MB	4	128	9	SA039-SA042	240000h-24FFFFh to 270000h-27FFFFh	(see note)
0.5 MB	4	128	10	SA043-SA046	280000h-28FFFFh to 2B0000h-2BFFFFh	
0.5 MB	4	128	11	SA047-SA050	2C0000h-2CFFFFh to 2F0000h-2FFFFFh	
0.5 MB	4	128	12	SA051-SA054	300000h-30FFFFh to 330000h-33FFFFh	
0.5 MB	4	128	13	SA055-SA058	340000h-34FFFFh to 370000h-37FFFFh	
0.5 MB	4	128	14	SA059-SA062	380000h-38FFFFh to 3B0000h-3BFFFFh	
				SA063	3C0000h-3CFFFFh	
	3	128		SA064	3D0000h-3DFFFFh	
				SA065	3E0000h-3EFFFFh	
0.5 MB			15	SA066	3F0000h-3F3FFFh	
	4			SA067	3F4000h-3F7FFFh	Contains four smaller sectors at top
	4	32		SA068	3F8000h-3FBFFFh	of addressable memory.
				SA069	3FC000h-3FFFFFh	

Table 4.3.	S29WS064N Sector & Memory Address Map

Note: This table has been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA008–SA009) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 KB sectors have the pattern xx00000h–xxFFFFh.



5 Device Operations

This section describes the read, program, erase, simultaneous read/write operations, hand-shaking, and reset features of the Flash devices.

Operations are initiated by writing specific commands or a sequence with specific address and data patterns into the command registers (see Tables 10.1 and 10.2). The command register itself does not occupy any addressable memory location; rather, it is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the register serve as input to the internal state machine and the state machine outputs dictate the function of the device. Writing incorrect address and data values or writing them in an improper sequence may place the device in an unknown state, in which case the system must write the reset command to return the device to the reading array data mode.

5.1 Device Operation Table

The device must be setup appropriately for each operation. Table 5.4 describes the required state of each control pin for any particular operation.

			-					
Operation	CE#	OE#	WE#	Addresses	DQ15-0	RESET#	CLK	AVD#
Asynchronous Read - Addresses Latched	L	L	Н	Addr In	Data Out	Н	Х	
Asynchronous Read - Addresses Steady State	L	L	Н	Addr In	Data Out	Н	Х	L
Asynchronous Write	L	Н	L	Addr In	I/O	Н	Х	L
Synchronous Write	L	Н	L	Addr In	I/O	Н		
Standby (CE#)	Н	Х	Х	Х	HIGH Z	Н	Х	Х
Hardware Reset	Х	Х	Х	Х	HIGH Z	L	Х	Х
Burst Read Operations (Synchronous)								
Load Starting Burst Address	L	Х	Н	Addr In	Х	Н		
Advance Burst to next address with appropriate Data presented on the Data Bus	L	L	Н	х	Burst Data Out	Н		Н
Terminate current Burst read cycle	Н	Х	Н	Х	HIGH Z	Н		Х
Terminate current Burst read cycle via RESET#	Х	Х	Н	Х	HIGH Z	L	Х	Х
Terminate current Burst read cycle and start new Burst read cycle	L	х	Н	Addr In	I/O	Н		

Table 5.4. Device Operations

Legend: L = Logic 0, H = Logic 1, X = Don't Care, I/O = Input/Output.

5.2 Asynchronous Read

All memories require access time to output array data. In an asynchronous read operation, data is read from one memory location at a time. Addresses are presented to the device in random order, and the propagation delay through the device causes the data on its outputs to arrive asynchronously with the address on its inputs.

The device defaults to reading array data asynchronously after device power-up or hardware reset. To read data from the memory array, the system must first assert a valid address on A_{max}-A0, while driving AVD# and CE# to V_{IL}. WE# should remain at V_{IH}. The rising edge of AVD# latches the address and data will appear on DQ15-DQ0 after address access time (t_{ACC}), which is equal to the delay from stable addresses to valid output data. The chip enable



access time (t_{CE}) is the delay from the stable CE# to valid data at the outputs. The output enable access time (t_{OE}) is the delay from the falling edge of OE# to valid data at the output.

5.3 Synchronous (Burst) Read Mode & Configuration Register

When a series of adjacent addresses needs to be read from the device (in order from lowest to highest address), the synchronous (or burst read) mode can be used to significantly reduce the overall time needed for the device to output array data. After an initial access time required for the data from the first address location, subsequent data is output synchronized to a clock input provided by the system.

The device offers both continuous and linear methods of burst read operation, which are discussed in subsections 5.3.1 and 5.3.2, and 5.3.3.

Since the device defaults to asynchronous read mode after power-up or a hardware reset, the configuration register must be set to enable the burst read mode. Other Configuration Register settings include the number of wait states to insert before the initial word (t_{IACC}) of each burst access, the burst mode in which to operate, and when RDY will indicate data is ready to be read. Prior to entering the burst mode, the system should first determine the configuration register settings (and read the current register settings if desired via the Read Configuration Register command sequence), and then write the configuration register command sequence. See Section 5.3.4, Configuration Register, and Table 10.1, Memory Array Commands for further details.




Figure 5.1. Synchronous/Asynchronous State Diagram

The device outputs the initial word subject to the following operational conditions:

- t_{IACC} specification: the time from the rising edge of the first clock cycle after addresses are latched to valid data on the device outputs.
- configuration register setting CR13-CR11: the total number of clock cycles (wait states) that occur before valid data appears on the device outputs. The effect is that t_{IACC} is lengthened.



The device outputs subsequent words t_{BACC} after the active edge of each successive clock cycle, which also increments the internal address counter. The device outputs burst data at this rate subject to the following operational conditions:

- starting address: whether the address is divisible by four (where A[1:0] is 00). A divisible-by-four address incurs the least number of additional wait states that occur after the initial word. The number of additional wait states required increases for burst operations in which the starting address is one, two, or three locations above the divisible-by-four address (i.e., where A[1:0] is 01, 10, or 11).
- boundary crossing: a physical aspect of the device that exists every 128 words, starting at address 00007Fh. Higher operational speeds require one additional wait state. Refer to Tables 5.10-5.13 for details. Figure 9.20 shows the effects of boundary crossings at higher frequencies.
- clock frequency: the speed at which the device is expected to burst data. Higher speeds require additional wait states after the initial word for proper operation. Tables 5.7–5.13 show the effects of frequency on burst operation.

In all cases, with or without latency, the RDY output indicates when the next data is available to be read.

Table 5.5 shows the latency that occurs in the S29WS256N device when (x indicates the recommended number of wait states for various operating frequencies, as shown in Table 5.15, configuration register bits CR13-CR11).

Tables 5.7–5.9 show the effects of various combinations of the starting address, operating frequency, and wait state setting (configuration register bits CR13–CR11) for the S29WS128N and S29WS064N devices. Tables 5.10–5.13 includes the wait state that occurs when crossing the internal boundary.

Word	Wait States		Cycle								
0	x ws	D0	D1	D2	D3	D4	D5	D6	D7	D8	
1	x ws	D1	D2	D3	1 ws	D4	D5	D6	D7	D8	
2	x ws	D2	D3	1 ws	1 ws	D4	D5	D6	D7	D8	
3	x ws	D3	1 ws	1 ws	1 ws	D4	D5	D6	D7	D8	

Table 5.5. Address Latency for x Wait States (\leq 80 MHz, WS256N only)

Table 5.6. Address Latency for 6 Wait States (\leq 80 MHz)

Word	Wait States		Cycle								
0	6 ws	D0	D1	D2	D3	D4	D5	D6	D7	D8	
1	6 ws	D1	D2	D3	1 ws	D4	D5	D6	D7	D8	
2	6 ws	D2	D3	1 ws	1 ws	D4	D5	D6	D7	D8	
3	6 ws	D3	1 ws	1 ws	1 ws	D4	D5	D6	D7	D8	

Table 5.7.	Address Latenc	y for 5 Wait States ((≤ 68 MHz)
------------	----------------	-----------------------	------------

Word	Wait States		Cycle								
0	5 ws	D0	D1	D2	D3	D4	D5	D6	D7	D8	
1	5 ws	D1	D2	D3	D4	D5	D6	D7	D8	D9	
2	5 ws	D2	D3	1 ws	D4	D5	D6	D7	D8	D9	
3	5 ws	D3	1 ws	1 ws	D4	D5	D6	D7	D8	D9	

Word	Wait States		Cycle									
0	4 ws	D0	D1	D2	D3	D4	D5	D6	D7	D8		
1	4 ws	D1	D2	D3	D4	D5	D6	D7	D8	D9		
2	4 ws	D2	D3	D4	D5	D6	D7	D8	D9	D10		
3	4 ws	D3	1 ws	D4	D5	D6	D7	D8	D9	D10		

Table 5.8. Address Latency for 4 Wait States (\leq 54 MHz)

Table 5.9. Address Latency for 3 Wait States (\leq 40 MHz)

Word	Wait States		Cycle								
0	3 ws	D0	D1	D2	D3	D4	D5	D6	D7	D8	
1	3 ws	D1	D2	D3	D4	D5	D6	D7	D8	D9	
2	3 ws	D2	D3	D4	D5	D6	D7	D8	D9	D10	
3	3 ws	D3	D4	D5	D6	D7	D8	D9	D10	D11	

Table 5.10.	Address/Boundary	Crossing	Latency for	6 Wait States	(≤ 80 MHz)
-------------	------------------	----------	-------------	---------------	------------

Word	Wait States		Cycle								
0	6 ws	D0	D1	D2	D3	1 ws	D4	D5	D6	D7	
1	6 ws	D1	D2	D3	1 ws	1 ws	D4	D5	D6	D7	
2	6 ws	D2	D3	1 ws	1 ws	1 ws	D4	D5	D6	D7	
3	6 ws	D3	1 ws	1 ws	1 ws	1 ws	D4	D5	D6	D7	

Table 5.11.	Address/Boundary	Crossing Latend	cy for 5 Wait State	es (≤ 68 MHz)
-------------	------------------	------------------------	---------------------	---------------

Word	Wait States		Cycle								
0	5 ws	D0	D1	D2	D3	D4	D5	D6	D7	D8	
1	5 ws	D1	D2	D3	1 ws	D4	D5	D6	D7	D8	
2	5 ws	D2	D3	1 ws	1 ws	D4	D5	D6	D7	D8	
3	5 ws	D3	1 ws	1 ws	1 ws	D4	D5	D6	D7	D8	


Table 5.12.	Address/Boundary	Crossing	Latency for 4	Wait States	(≤ 54 MHz)
-------------	------------------	----------	---------------	-------------	------------


Word	Wait States					Cycle				
0	4 ws	D0	D1	D2	D3	D4	D5	D6	D7	D8
1	4 ws	D1	D2	D3	D4	D5	D6	D7	D8	D9
2	4 ws	D2	D3	1 ws	D4	D5	D6	D7	D8	D9
3	4 ws	D3	1 ws	1 ws	D4	D5	D6	D7	D8	D9

Table 5.13.	Address/Boundar	y Crossing	Latency	for 3 Wa	it States ((≤ 40 MHz)
-------------	-----------------	------------	---------	----------	-------------	------------

Word	Wait States					Cycle				
0	3 ws	D0	D1	D2	D3	D4	D5	D6	D7	D8
1	3 ws	D1	D2	D3	D4	D5	D6	D7	D8	D9
2	3 ws	D2	D3	D4	D5	D6	D7	D8	D9	D10
3	3 ws	D3	1 ws	D4	D5	D6	D7	D8	D9	D10







5.3.1 Continuous Burst Read Mode

In the continuous burst read mode, the device outputs sequential burst data from the starting address given and then wrap around to address 000000h when it reaches the highest address sable memory location. The burst read mode will continue until the system drives CE# high, RESET# low, or AVD# low in conjunction with a new address.

If the address being read crosses a 128-word line boundary and the subsequent word line is not programming or erasing, additional latency cycles are required as shown in Tables 5.10–5.13.

If the address crosses a bank boundary while the subsequent bank is programming or erasing, the device will provide read status information and the clock will be ignored. Upon completion of status read or program or erase operation, the host can restart a burst read operation using a new address and AVD# pulse.



5.3.2 8-, 16-, 32-Word Linear Burst Read with Wrap Around

In a linear burst read operation, a fixed number of words (8, 16, or 32 words) are read from consecutive addresses that are determined by the group within which the starting address falls. The groups are sized according to the number of words read in a single burst sequence for a given mode (see Table 5.14).

For example, if the starting address in the 8-word mode is 3Ch, the address range to be read would be 38-3Fh, and the burst sequence would be 3C-3D-3E-3F-38-39-3A-3Bh. Thus, the device outputs all words in that burst address group until all word are read, regardless of where the starting address occurs in the address group, and then terminates the burst read.

In a similar fashion, the 16-word and 32-word Linear Wrap modes begin their burst sequence on the starting address written to the device, then wrap back to the first address in the selected address group.

Note that in this mode the address pointer does not cross the boundary that occurs every 128 words; thus, no wait states are inserted (except during the initial access).

Mode	Group Size	Group Address Ranges
8-word	8 words	0-7h, 8-Fh, 10-17h,
16-word	16 words	0-Fh, 10-1Fh, 20-2Fh,
32-word	32 words	00-1Fh, 20-3Fh, 40-5Fh,

Table 5.14. Burst Address Groups

5.3.3 8-, 16-, 32-Word Linear Burst without Wrap Around

If wrap around is not enabled for linear burst read operations, the 8-word, 16-word, or 32word burst will execute up to the maximum memory address of the selected number of words. The burst will stop after 8, 16, or 32 addresses and will not wrap around to the first address of the selected group.

For example, if the starting address in the 8- word mode is 3Ch, the address range to be read would be 39-40h, and the burst sequence would be 3C-3D-3E-3F-40-41-42-43h if wrap around is not enabled. The next address to be read will require a new address and AVD# pulse. Note that in this burst read mode, the address pointer may cross the boundary that occurs every 128 words.

5.3.4 Configuration Register

The configuration register sets various operational features, most of which are associated with burst mode. Upon power-up or hardware reset, the device defaults to the asynchronous read mode, and the configuration register settings are in their default state. The host system should determine the proper settings for the entire configuration register, and then execute the Set Configuration Register command sequence, before attempting burst operations. The configuration register is not reset after deasserting CE#. The Configuration Register can also be read using a command sequence (see Table 10.1). The following list describes the register settings.

CR Bit	Function	Settings (Binary)
CR15	Set Device Read Mode	0 = Synchronous Read (Burst Mode) Enabled 1 = Asynchronous Read Mode (default) Enabled
CR14	Boundary Crossing	0 = No extra boundary crossing latency 1 = With extra boundary crossing latency (default) Must be set to "1" at higher operating frequencies. See Tables 5.10-5.13.
CR13 CR12 CR11	Programmable Wait State	000 = Data valid on 2nd active CLK edge after addresses latched001 = Data valid on 3rd active CLK edge after addresses latched010 = Data valid on 4th active CLK edge after addresses latched (recommended for 54 MHz)011 = Data valid on 5th active CLK edge after addresses latched (recommended for 66 MHz)100 = Data valid on 6th active CLK edge after addresses latched (recommended for 80 MHz)101 = Data valid on 7th active CLK edge after addresses latched (default)101 = Data valid on 7th active CLK edge after addresses latched (default)110 = Reserved111 = ReservedInserts wait states before initial data is available. Setting greater number of wait states before initial datareduces latency after initial data. See Tables 5.6–5.13.
CR10	RDY Polarity	0 = RDY signal active low 1 = RDY signal active high (default)
CR9	Reserved	1 = default
CR8	RDY	0 = RDY active one clock cycle before data 1 = RDY active with data (default) When CR13-CR11 are set to 000, RDY will be active with data regardless of CR8 setting.
CR7	Reserved	1 = default
CR6	Reserved	1 = default
CR5	Reserved	0 = default
CR4	Reserved	0 = default
CR3	Burst Wrap Around	0 = No Wrap Around Burst 1 = Wrap Around Burst (default)
CR2 CR1 CR0	Burst Length	000 = Continuous (default) 010 = 8-Word Linear Burst 011 = 16-Word Linear Burst 100 = 32-Word Linear Burst (All other bit settings are reserved)

 Table 5.15.
 Configuration Register

Note: Configuration Register will be in the default state upon power-up or hardware reset.

Reading the Configuration Table. The configuration register can be read with a four-cycle command sequence. See Table 10.1 for sequence details. Once the data has been read from the configuration register, a software reset command is required to set the device into the correct state.

5.4 Autoselect

The Autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output from the internal register (separate from the memory array) on DQ15-DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. The Autoselect codes can also be accessed in-system. When verifying sector protection, the sector address must appear on the appropriate highest order address bits (see Tables 5.17 to 5.16). The remaining address bits are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ15-DQ0. The Autoselect codes can also be accessed in-system through the command register. Note that if a Bank Address (BA) on the four uppermost address bits is asserted during the third write cycle of the Autoselect command, the host system can read Autoselect data from that bank and then immediately read array data from the other bank, without exiting the Autoselect mode.



- To access the Autoselect codes, the host system must issue the Autoselect command.
- The Autoselect command sequence may be written to an address within a bank that is either in the read or erase-suspend-read mode.
- The Autoselect command may not be written while the device is actively programming or erasing in the other bank. Autoselect does not support simultaneous operations or burst mode.
- The system must write the reset command to return to the read mode (or erase-suspend-read mode if the bank was previously in Erase Suspend).

See Table 10.1 for command sequence details.

Description	Address	Read Data
Manufacturer ID	(BA) + 00h	0001h
Device ID, Word 1	(BA) + 01h	227Eh
Device ID, Word 2	(BA) + 0Eh	2230 (WS256N) 2231 (WS128N) 2232 (WS064N)
Device ID, Word 3	(BA) + 0Fh	2200
Indicator Bits (See Note)	(BA) + 03h	DQ15 - DQ8 = Reserved DQ7 (Factory Lock Bit): 1 = Locked, 0 = Not Locked DQ6 (Customer Lock Bit): 1 = Locked, 0 = Not Locked DQ5 (Handshake Bit): 1 = Reserved, 0 = Standard Handshake DQ4, DQ3 (WP# Protection Boot Code): 00 = WP# Protects both Top Boot and Bottom Boot Sectors. 01, 10, 11 = Reserved DQ2 = Reserved DQ1 (DYB Power up State [Lock Register DQ4]): 1 = Unlocked (user option), 0 = Locked (default) DQ0 (PPB Eraseability [Lock Register DQ3]): 1 = Erase allowed, 0 = Erase disabled
Sector Block Lock/ Unlock	(SA) + 02h	0001h = Locked, 0000h = Unlocked

Tuble J.I.V. Autosciece Addiesses	Table 5.16.	Autoselect	Addresses
-----------------------------------	-------------	------------	-----------

Note: For WS128N and WS064, DQ1 and DQ0 will be reserved.

Software Functions and Sample Code

Table 5.17. Autoselect Entry

(LLD Function = IId_AutoselectEntryCmd)

Cycle	Operation	Byte Address	Word Address	Data
Unlock Cycle 1	Write	BAxAAAh	BAx555h	0x00AAh
Unlock Cycle 2	Write	BAx555h	BAx2AAh	0x0055h
Autoselect Command	Write	BAxAAAh	BAx555h	0x0090h



Table 5.18. Autoselect Exit

(LLD Function = IId_AutoselectExitCmd)

Cycle	Operation	Byte Address	Word Address	Data
Unlock Cycle 1	Write	base + XXXh	base + XXXh	0x00F0h

Notes:


1. Any offset within the device will work.

2. BA = Bank Address. The bank address is required.

3. base = base address.

The following is a C source code example of using the autoselect function to read the manufacturer ID. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

/* Here is an example of Autoselect mode (getting manufacturer ID) */
/* Define UINT16 example: typedef unsigned short UINT16; */
UINT16 manuf_id;
/* Auto Select Entry */
*((UINT16 *)bank_addr + 0x555) = 0x00AA; /* write unlock cycle 1 */
*((UINT16 *)bank_addr + 0x2AA) = 0x0055; /* write unlock cycle 2 */
*((UINT16 *)bank_addr + 0x555) = 0x0090; /* write autoselect command */
/* multiple reads can be performed after entry */
manuf_id = *((UINT16 *)bank_addr + 0x000); /* read manuf. id */
/* Autoselect exit */
*((UINT16 *)base addr + 0x000) = 0x00F0; /* exit autoselect (write reset command) */





5.5 Program/Erase Operations

These devices are capable of several modes of programming and or erase operations which are described in details during the following sections. However, prior to any programming and or erase operation, devices must be setup appropriately as outlined in Table 5.4.

During a synchronous write operation, to write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive AVD# and CE# to V_{IL} , and OE# to V_{IH} when providing an address to the device, and drive WE# and CE# to V_{IL} , and OE# to V_{IH} when writing commands or data.

During an asynchronous write operation, the system must drive CE# and WE# to V_{IL} and OE# to V_{IH} when providing an address, command, and data. Addresses are latched on the last falling edge of WE# or CE#, while data is latched on the 1st rising edge of WE# or CE#.

Note the following:

- When the Embedded Program algorithm is complete, the device then returns to the read mode.
- The system can determine the status of the program operation by using DQ7 or DQ6. Refer to the Write Operation Status section for information on these status bits.
- A "0" cannot be programmed back to a "1." Attempting to do so will cause the device to set DQ5 = 1 (halting any further operation and requiring a reset command). A succeeding read will show that the data is still "0."
- Only erase operations can convert a "0" to a "1."
- Any commands written to the device during the Embedded Program Algorithm are ignored except the Program Suspend command.
- SecSi Sector, Autoselect, and CFI functions are unavailable when a program operation is in progress.
- A hardware reset immediately terminates the program operation and the program command sequence should be reinitiated once the device has returned to the read mode, to ensure data integrity.
- Programming is allowed in any sequence and across sector boundaries for single word programming operation.
- Programming to the same word address multiple times without intervening erases is limited. For such application requirements, please contact your local Spansion representative.

5.5.1. Single Word Programming

Single word programming mode is the simplest method of programming. In this mode, four Flash command write cycles are used to program an individual Flash address. The data for this programming operation could be 8-, 16- or 32-bits wide. While this method is supported by all Spansion devices, in general it is not recommended for devices that support Write Buffer Programming. See Table 10.1 for the required bus cycles and Figure 5.19 for the flowchart.

When the Embedded Program algorithm is complete, the device then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by using DQ7 or DQ6. Refer to the Write Operation Status section for information on these status bits.

- During programming, any command (except the Suspend Program command) is ignored.
- The SecSi Sector, Autoselect, and CFI functions are unavailable when a program operation is in progress.



- A hardware reset immediately terminates the program operation. The program command sequence should be reinitiated once the device has returned to the read mode, to ensure data integrity.
- Programming to the same address multiple times continuously (for example, "walking" a bit within a word) for an extended period is not recommended. For more information, contact your local sales office.




Figure 5.19. Single Word Program



Software Functions and Sample Code

Table 5.20. Single Word Program

(LLD Function = IId_ProgramCmd)

Cycle	Operation	Byte Address	Word Address	Data
Unlock Cycle 1	Write	Base + AAAh	Base + 555h	00AAh
Unlock Cycle 2	Write	Base + 554h	Base + 2AAh	0055h
Program Setup	Write	Base + AAAh	Base + 555h	00A0h
Program	Write	Word Address	Word Address	Data Word

Note: Base = Base Address.

The following is a C source code example of using the single word program function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

/* Example: Program Command */		
*((UINT16 *)base_addr + 0x555)	= 0x00AA; /* write unlock cycle 1	*/
*((UINT16 *)base_addr + 0x2AA)	= 0x0055; /* write unlock cycle 2	*/
*((UINT16 *)base_addr + 0x555)	= 0x00A0; /* write program setup command	*/
*((UINT16 *)pa)	= data; /* write data to be programmed	*/
/* Poll for program completion */		

5.5.2 Write Buffer Programming

Write Buffer Programming allows the system to write a maximum of 32 words in one programming operation. This results in a faster effective word programming time than the standard "word" programming algorithms. The Write Buffer Programming command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the Write Buffer Load command written at the Sector Address in which programming will occur. At this point, the system writes the number of "word locations minus 1" that will be loaded into the page buffer at the Sector Address in which programming will occur. This tells the device how many write buffer addresses will be loaded with data and therefore when to expect the "Program Buffer to Flash" confirm command. The number of locations to program cannot exceed the size of the write buffer or the operation will abort. (Number loaded = the number of locations to program minus 1. For example, if the system will program 6 address locations, then 05h should be written to the device.)

The system then writes the starting address/data combination. This starting address is the first address/data pair to be programmed, and selects the "write-buffer-page" address. All subsequent address/data pairs must fall within the elected-write-buffer-page.

The "write-buffer-page" is selected by using the addresses A_{MAX} - A5.

The "write-buffer-page" addresses must be the same for all address/data pairs loaded into the write buffer. (This means Write Buffer Programming cannot be performed across multiple "write-buffer-pages." This also means that Write Buffer Programming cannot be performed across multiple sectors. If the system attempts to load programming data outside of the selected "write-buffer-page", the operation will ABORT.)

After writing the Starting Address/Data pair, the system then writes the remaining address/ data pairs into the write buffer.

Note that if a Write Buffer address location is loaded multiple times, the "address/data pair" counter will be decremented for every data load operation. Also, the last data loaded at a location before the "Program Buffer to Flash" confirm command will be programmed into the



device. It is the software's responsibility to comprehend ramifications of loading a write-buffer location more than once. The counter decrements for each data load operation, NOT for each unique write-buffer-address location. Once the specified number of write buffer locations have been loaded, the system must then write the "Program Buffer to Flash" command at the Sector Address. Any other address/data write combinations will abort the Write Buffer Programming operation. The device will then "go busy." The Data Bar polling techniques should be used while monitoring the last address location loaded into the write buffer. This eliminates the need to store an address in memory because the system can load the last address location, issue the program confirm command at the last loaded address location, and then data bar poll at that same address. DQ7, DQ6, DQ5, DQ2, and DQ1 should be monitored to determine the device status during Write Buffer Programming.

The write-buffer "embedded" programming operation can be suspended using the standard suspend/resume commands. Upon successful completion of the Write Buffer Programming operation, the device will return to READ mode.

The Write Buffer Programming Sequence is ABORTED under any of the following conditions:

- Load a value that is greater than the page buffer size during the "Number of Locations to Program" step.
- Write to an address in a sector different than the one specified during the Write-Buffer-Load command.
- Write an Address/Data pair to a different write-buffer-page than the one selected by the "Starting Address" during the "write buffer data loading" stage of the operation.
- Write data other than the "Confirm Command" after the specified number of "data load" cycles.

The ABORT condition is indicated by DQ1 = 1, DQ7 = DATA# (for the "last address location loaded"), DQ6 = TOGGLE, DQ5 = 0. This indicates that the Write Buffer Programming Operation was ABORTED. A "Write-to-Buffer-Abort reset" command sequence is required when using the write buffer Programming features in Unlock Bypass mode. Note that the SecSITM sector, autoselect, and CFI functions are unavailable when a program operation is in progress.

Write buffer programming is allowed in any sequence of memory (or address) locations. These flash devices are capable of handling multiple write buffer programming operations on the same write buffer address range without intervening erases. However, programming the same word address multiple times without intervening erases requires a modified programming method. Please contact your local Spansion[™] representative for details.



Use of the write buffer is strongly recommended for programming when multiple words are to be programmed. Write buffer programming is approximately eight times faster than programming one word at a time.



Software Functions and Sample Code

Cycle	Description	Operation	Byte Address	Word Address	Data
1	Unlock	Write	Base + AAAh	Base + 555h	00AAh
2	Unlock	Write	Base + 554h	Base + 2AAh	0055h
3	Write Buffer Load Command	Write	Program Address		0025h
4	Write Word Count	Write	Program Address		Word Count (N-1)h
Number of words (N) loaded into the write buffer can be from 1 to 32 words.					
5 to 36	Load Buffer Word N	Write	Program Address, Word N		Word N
Last	Write Buffer to Flash	Write	Sector Address		0029h

Table 5.2I. Write Buffer Program

(LLD Functions Used = Ild_WriteToBufferCmd, Ild_ProgramBufferToFlashCmd)

Notes:

- 1. Base = Base Address.
- 2. Last = Last cycle of write buffer program operation; depending on number of words written, the total number of cycles may be from 6 to 37.
- *3.* For maximum efficiency, it is recommended that the write buffer be loaded with the highest number of words (N words) possible.

The following is a C source code example of using the write buffer program function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: Write Buffer Programming Command
/* NOTES: Write buffer programming limited to 16 words. */
/*
         All addresses to be written to the flash in
/*
          one operation must be within the same flash
/*
          page. A flash page begins at addresses
/*
          evenly divisible by 0x20.
                                                           */
 UINT16 *src = source of data;
                                                  /* address of source data
 UINT16 *dst = destination of data;
                                                /* flash destination address
 UINT16 wc = words_to_program -1;
                                                /* word count (minus 1)
  *( (UINT16 *)base_addr + 0x555 ) = 0x00AA; /* write unlock cycle 1
*( (UINT16 *)base_addr + 0x2AA ) = 0x0055; /* write unlock cycle 2
                                                                                      */
                                                /* write write buffer load command */
  *( (UINT16 *)sector_address )
                                    = 0 \times 0025;
  *( (UINT16 *)sector_address )
                                                 /* write word count (minus 1)
                                    = WC;
loop:
  *dst = *src; /* ALL dst MUST BE SAME PAGE */ /* write source data to destination */
                                                 /* increment destination pointer
 dst++;
                                                                                       */
  src++;
                                                 /* increment source pointer
                                                                                        * /
  if (wc == 0) goto confirm
                                                 /* done when word count equals zero */
                                                 /* decrement word count
 WC--;
                                                                                        * /
                                                  /* do it again
  goto loop;
                                                                                        */
confirm:
                                                                                      */
  *( (UINT16 *)sector address )
                                    = 0x0029; /* write confirm command
  /* poll for completion */
/* Example: Write Buffer Abort Reset */
  *( (UINT16 *)addr + 0x555 ) = 0x00AA;
                                           /* write unlock cycle 1
  *( (UINT16 *)addr + 0x2AA ) = 0x0055; /* write unlock cycle 2
                                                                                 */
  *( (UINT16 *)addr + 0x555 ) = 0x00F0;
                                          /* write buffer abort reset
```






Figure 5.22. Write Buffer Programming Operation

5.5.3 Sector Erase

The sector erase function erases one or more sectors in the memory array. (See Table 10.1, Memory Array Commands; and Figure 5.24, Sector Erase Operation.) The device does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of no less than t_{SEA} occurs. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of



sectors may be from one sector to all sectors. The time between these additional cycles must be less than t_{SEA} . Any sector erase address and command following the exceeded time-out (t_{SEA}) may or may not be accepted. Any command other than Sector Erase or Erase Suspend during the time-out period resets that bank to the read mode. The system can monitor DQ3 to determine if the sector erase timer has timed out (See the "DQ3: Sector Erase Timer" section.) The time-out begins from the rising edge of the final WE# pulse in the command sequence.

When the Embedded Erase algorithm is complete, the bank returns to reading array data and addresses are no longer latched. Note that while the Embedded Erase operation is in progress, the system can read data from the non-erasing banks. The system can determine the status of the erase operation by reading DQ7 or DQ6/DQ2 in the erasing bank. Refer to "Write Operation Status" for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a hardware reset immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Figure 5.24 illustrates the algorithm for the erase operation. Refer to the "Erase/Program Operations" section for parameters and timing diagrams.



Software Functions and Sample Code


(LLD Function = Ild_SectorEraseCmd)						
Cycle	Description	Operation	Byte Address	Word Address	Data	
1	Unlock	Write	Base + AAAh	Base + 555h	00AAh	
2	Unlock	Write	Base + 554h	Base + 2AAh	0055h	
3	Setup Command	Write	Base + AAAh	Base + 555h	0080h	
4	Unlock	Write	Base + AAAh	Base + 555h	00AAh	
5	Unlock	Write	Base + 554h	Base + 2AAh	0055h	
6	Sector Erase Command	Write	Sector Address	Sector Address	0030h	
Unl	Unlimited additional sectors may be selected for erase; command(s) must be written within t _{SEA} .					

Table 5.23. Sector Erase

The following is a C source code example of using the sector erase function. Refer to the Spansion Low Level Driver User's Guide (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

/* Example: Sector Erase Command */ (UINT16 *)Dase_addr + 0x555) = 0x00AA; /* write unlock cycle 1
*((UINT16 *)Dase_addr + 0x2AA) = 0x0055; /* write unlock cycle 2
*((UINT16 *)Dase_addr + 0x555) = 0x00000 *((UINT16 *)base_addr + 0x555) = 0x00AA; */ */ *((UINT16 *)base_addr + 0x25A / = 0x0055; /* write unlock cycle 2 */
*((UINT16 *)base_addr + 0x555) = 0x00A0; /* write setup command */
*((UINT16 *)base_addr + 0x555) = 0x00AA; /* write additional unlock cycle 1 */
*((UINT16 *)base_addr + 0x255) = 0x00AA; /* write additional unlock cycle 1 */ ((UINT16 *)base_addr + 0x353) = 0x004A; /* write additional unlock cycle 1 */
*((UINT16 *)base_addr + 0x2AA) = 0x0055; /* write additional unlock cycle 2 */
*((UINT16 *)sector_address) = 0x0030; /* write sector erase command */ *((UINT16 *)sector_address)





Notes:

- 1. See Table 10.1 for erase command sequence.
- 2. See the section on DQ3 for information on the sector erase timeout.





5.5.4 Chip Erase Command Sequence

Chip erase is a six-bus cycle operation as indicated by Table 10.1. These commands invoke the Embedded Erase algorithm, which does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. The "Command Definition" section in the appendix shows the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, that bank returns to the read mode and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7 or DQ6/DQ2. Refer to "Write Operation Status" for information on these status bits.

Any commands written during the chip erase operation are ignored. However, note that a hardware reset immediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Software Functions and Sample Code

Table 5.25. Chip Erase

(LLD Function = IId_ChipEraseCmd)

Cycle	Description	Operation	Byte Address	Word Address	Data
1	Unlock	Write	Base + AAAh	Base + 555h	00AAh
2	Unlock	Write	Base + 554h	Base + 2AAh	0055h
3	Setup Command	Write	Base + AAAh	Base + 555h	0080h
4	Unlock	Write	Base + AAAh	Base + 555h	00AAh
5	Unlock	Write	Base + 554h	Base + 2AAh	0055h
6	Chip Erase Command	Write	Base + AAAh	Base + 555h	0010h

The following is a C source code example of using the chip erase function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

/* Example: Chip Erase Command */

* NC	ote: Cani	lot be suspen	ded */			
* ((UINT16	*)base_addr	+ 0x555) =	0x00AA;	/* write unlock cycle 1	*/
* ((UINT16	*)base_addr	+ 0x2AA) =	0x0055;	/* write unlock cycle 2	*/
* ((UINT16	*)base_addr	+ 0x555) =	0x0080;	<pre>/* write setup command</pre>	*/
* ((UINT16	*)base_addr	+ 0x555) =	0x00AA;	<pre>/* write additional unlock cycle 1</pre>	*/
* ((UINT16	*)base_addr	+ 0x2AA) =	0x0055;	/* write additional unlock cycle 2	*/
* ((UINT16	*)base_addr	$+ 0 \times 0 0 0) =$	0x0010;	<pre>/* write chip erase command</pre>	*/

5.5.5 Erase Suspend/Erase Resume Commands

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. The bank address is required when writing this command. This command is valid only during the sector erase operation, including the minimum t_{SEA} time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation.

When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of t_{ESL} (erase suspend latency) to suspend the erase operation. How-



ever, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the bank enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Reading at any address within erase-suspended sectors produces status information on DQ7-DQ0. The system can use DQ7, or DQ6, and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to Table 5.35 for information on these status bits.

After an erase-suspended program operation is complete, the bank returns to the erase-suspend-read mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation.

In the erase-suspend-read mode, the system can also issue the Autoselect command sequence. Refer to the "Write Buffer Programming Operation" section and the "Autoselect Command Sequence" section for details.

To resume the sector erase operation, the system must write the Erase Resume command. The bank address of the erase-suspended bank is required when writing this command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Software Functions and Sample Code

Table 5.26. Erase Suspend

(LLD Function = IId_EraseSuspendCmd)

Cycle	Operation	Byte Address	Word Address	Data
1	Write	Bank Address	Bank Address	00B0h

The following is a C source code example of using the erase suspend function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

/* Example: Erase suspend command */
 *((UINT16 *)bank_addr + 0x000) = 0x00B0; /* write suspend command */

Table 5.27. Erase Resume

(LLD Function = IId_EraseResumeCmd)

Cycle	Operation	Byte Address	Word Address	Data
1	Write	Bank Address	Bank Address	0030h

The following is a C source code example of using the erase resume function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

/* Example: Erase resume command */
 *((UINT16 *)bank_addr + 0x000) = 0x0030; /* write resume command */
 /* The flash needs adequate time in the resume state */

5.5.6 Program Suspend/Program Resume Commands

The Program Suspend command allows the system to interrupt an embedded programming operation or a "Write to Buffer" programming operation so that data can read from any non-suspended sector. When the Program Suspend command is written during a programming process, the device halts the programming operation within t_{PSL} (program suspend latency)



and updates the status bits. Addresses are "don't-cares" when writing the Program Suspend command.

After the programming operation has been suspended, the system can read array data from any non-suspended sector. The Program Suspend command may also be issued during a programming operation while an erase is suspended. In this case, data may be read from any addresses not in Erase Suspend or Program Suspend. If a read is needed from the SecSi Sector area, then user must use the proper command sequences to enter and exit this region.

The system may also write the Autoselect command sequence when the device is in Program Suspend mode. The device allows reading Autoselect codes in the suspended sectors, since the codes are not stored in the memory array. When the device exits the Autoselect mode, the device reverts to Program Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

After the Program Resume command is written, the device reverts to programming. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" for more information.

The system must write the Program Resume command (address bits are "don't care") to exit the Program Suspend mode and continue the programming operation. Further writes of the Program Resume command are ignored. Another Program Suspend command can be written after the device has resumed programming.

Software Functions and Sample Code

Table 5.28. Program Suspend

(LLD Function = IId_ProgramSuspendCmd)

Cycle	Operation	Byte Address	Word Address	Data
1	Write	Bank Address	Bank Address	00B0h

The following is a C source code example of using the program suspend function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

/* Example: Program suspend command */
 *((UINT16 *)base_addr + 0x000) = 0x00B0; /* write suspend command */

Table 5.29.Program Resume

```
(LLD Function = IId_ProgramResumeCmd)
```

Cycle	Operation	Byte Address	Word Address	Data
1	Write	Bank Address	Bank Address	0030h

The following is a C source code example of using the program resume function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

/* Example: Program resume command */
 *((UINT16 *)base_addr + 0x000) = 0x0030; /* write resume command */

5.5.7 Accelerated Program/Chip Erase

Accelerated single word programming, write buffer programming, sector erase, and chip erase operations are enabled through the ACC function. This method is faster than the standard chip program and erase command sequences.





The accelerated chip program and erase functions must not be used more than 10 times per sector. In addition, accelerated chip program and erase should be performed at room temperature ($25^{\circ}C \pm 10^{\circ}C$).

If the system asserts V_{HH} on this input, the device automatically enters the aforementioned Unlock Bypass mode and uses the higher voltage on the input to reduce the time required for program and erase operations. The system can then use the Write Buffer Load command sequence provided by the Unlock Bypass mode. Note that if a "Write-to-Buffer-Abort Reset" is required while in Unlock Bypass mode, the full 3-cycle RESET command sequence must be used to reset the device. Removing V_{HH} from the ACC input, upon completion of the embedded program or erase operation, returns the device to normal operation.

- Sectors must be unlocked prior to raising ACC to V_{HH}.
- The ACC pin must not be at V_{HH} for operations other than accelerated programming and accelerated chip erase, or device damage may result.
- The ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.
- t_{ACC} locks all sector if set to V_{IL}; t_{ACC} should be set to V_{IH} for all other conditions.

5.5.8 Unlock Bypass

The device features an Unlock Bypass mode to facilitate faster word programming. Once the device enters the Unlock Bypass mode, only two write cycles are required to program data, instead of the normal four cycles.

This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. The "Command Definition Summary" section shows the requirements for the unlock bypass command sequences.

During the unlock bypass mode, only the Read, Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the twocycle unlock bypass reset command sequence. The first cycle must contain the bank address and the data 90h. The second cycle need only contain the data 00h. The bank then returns to the read mode.

Software Functions and Sample Code

The following are C source code examples of using the unlock bypass entry, program, and exit functions. Refer to the Spansion Low Level Driver User's Guide (available soon on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

Table 5.30. Unlock Bypass Entry

Cycle	Description	Operation	Byte Address	Word Address	Data
1	Unlock	Write	Base + AAAh	Base + 555h	00AAh
2	Unlock	Write	Base + 554h	Base + 2AAh	0055h
3	Entry Command	Write	Base + AAAh	Base + 555h	0020h

* /

(LLD Function = IId_UnlockBypassEntryCmd)

* Example: Unlock Bypass Entry Command

*((UINT16 *) bank addr + 0x2AA) = 0x0055; /* write unlock cycle 2

*((UINT16 *)bank_addr + 0x555) = 0x0020; /* write unlock bypass command

^{*((}UINT16 *)bank_addr + 0x555) = 0x00AA; /* write unlock cycle 1

^{/*} At this point, programming only takes two write cycles. /* Once you enter Unlock Bypass Mode, do a series of like

^{/*} operations (programming or sector erase) and then exit

^{*/}

^{/*} Unlock Bypass Mode before beginning a different type of /* operations.



Table 5.31. Unlock Bypass Program

(LLD Function = Ild_UnlockBypassProgramCmd)

Cycle	Description	Operation	Byte Address	Word Address	Data
1	Program Setup Command	Write	Base + xxxh	Base +xxxh	00A0h
2	Program Command	Write	Program Address	Program Address	Program Data

/* Example: Unlock Bypass Program Command */

/* Do while in Unlock Bypass Entry Mode! */

*((UINT16 *) bank_addr + 0x555) = 0x00A0; = data;

*((UINT16 *)pa)

/* Poll until done or error. */

/* If done and more to program, */

/* do above two cycles again. */ /* write program setup command

/* write data to be programmed

* /

Table 5.32. Unlock Bypass Reset

(LLD Function = IId	_UnlockBypassResetCmd)
---------------------	------------------------

Cycle	Description	Operation	Byte Address	Word Address	Data
1	Reset Cycle 1	Write	Base + xxxh	Base +xxxh	0090h
2	Reset Cycle 2	Write	Base + xxxh	Base +xxxh	0000h

/* Example: Unlock Bypass Exit Command */

*((UINT16 *)base_addr + 0x000) = 0x0090; *((UINT16 *)base_addr + 0x000) = 0x0000;

5.5.9 Write Operation Status

The device provides several bits to determine the status of a program or erase operation. The following subsections describe the function of DQ1, DQ2, DQ3, DQ5, DQ6, and DQ7.

DQ7: Data# Polling. The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether a bank is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence. Note that the Data# Polling is valid only for the last word being programmed in the write-buffer-page during Write Buffer Programming. Reading Data# Polling status on any word other than the last word to be programmed in the write-buffer-page will return false status information.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# polling on DQ7 is active for approximately t_{PSP} , then that bank returns to the read mode.

During the Embedded Erase Algorithm, Data# polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the bank enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately tASP, then the bank returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ6-DQ0 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the



system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ6-DQ0 may be still invalid. Valid data on DQ7-D00 will appear on successive read cycles.

See the following for more information: Table 5.35, Write Operation Status, shows the outputs for Data# Polling on DQ7. Figure 5.33, Write Operation Status Flowchart, shows the Data# Polling algorithm; and Figure 9.16, Data# Polling Timings (During Embedded Algorithm), shows the Data# Polling timing diagram.




Figure 5.33. Write Operation Status Flowchart



DQ6: Toggle Bit I. Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address in the same bank, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately t_{ASP} [all sectors protected toggle time], then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately t_{PAP} after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program Algorithm is complete.

See the following for additional information: Figure 5.33, Write Operation Status Flowchart; Figure 9.17, Toggle Bit Timings (During Embedded Algorithm), and Tables 5.34 and 5.35.

Toggle Bit I on DQ6 requires either OE# or CE# to be de-asserted and reasserted to show the change in state.

DQ2: Toggle Bit II. The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence. DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 5.34 to compare outputs for DQ2 and DQ6. See the following for additional information: Figure 5.33, the "DQ6: Toggle Bit I" section, and Figures 9.16–9.19.



If device is	and the system reads	then DQ6	and DQ2
programming,	programming, at any address,		does not toggle.
actively eracing	at an address within a sector selected for erasure,	toggles,	also toggles.
actively erasing,	at an address within sectors not selected for erasure,	toggles,	does not toggle.
	at an address within a sector selected for erasure,	does not toggle,	toggles.
erase suspended,	at an address within sectors <i>not</i> selected for erasure,	returns array data,	returns array data. The system can read from any sector not selected for erasure.
programming in erase suspend	at any address,	toggles,	is not applicable.

Table 5.34.	DQ6 and D	Q2 Indications
-------------	-----------	----------------

Reading Toggle Bits DQ6/DQ2. Whenever the system initially begins reading toggle bit status, it must read DQ7-DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erases operation. The system can read array data on DQ7-DQ0 on the following read cycle. However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erases operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data. The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation. Refer to Figure 5.33 for more details.

DQ5: Exceeded Timing Limits. DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed. The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." Only an erase operation can change a "0" back to a "1." Under this condition, the device halts the operation, and when the timing limit has been exceeded, DQ5 produces a "1."Under both these conditions, the system must write the reset command to return to the read mode (or to the erase-suspend-read mode if a bank was previously in the erase-suspend-program mode).

DQ3: Sector Erase Timeout State Indicator. After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a "0" to a "1." If the time between additional sector erase commands from the system can be assumed to be less than t_{SEA} , the system need not monitor DQ3. See Sector Erase Command Sequence for more details.



After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each sub-sequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 5.35 shows the status of DQ3 relative to the other status bits.

DQ1: Write to Buffer Abort. DQ1 indicates whether a Write to Buffer operation was aborted. Under these conditions DQ1 produces a "1". The system must issue the Write to Buffer Abort Reset command sequence to return the device to reading array data. See Write Buffer Programming Operation for more details.

	Status		DQ7 (Note 2)	DQ6	DQ5 (Note l)	DQ3	DQ2 (Note 2)	DQI (Note 4)
Standard	Embedded Program A	Algorithm	DQ7#	Toggle	0	N/A	No toggle	0
Mode	Embedded Erase Alg	gorithm	0	Toggle	0	1	Toggle	N/A
Program Suspend			INVALID (Not Allowed)	INVALID (Not Allowed)	INVALID (Not Allowed)	INVALID (Not Allowed)	INVALID (Not Allowed)	INVALID (Not Allowed)
			Data	Data	Data	Data	Data	Data
Erase	Erase Erase-Suspend- Suspended Sector		1	No toggle	0	N/A	Toggle	N/A
Suspend Mode	Read	Non-Erase Suspended Sector	Data	Data	Data	Data	Data	Data
	Erase-Suspend-Program		DQ7#	Toggle	0	N/A	N/A	N/A
Write to	BUSY State	BUSY State		Toggle	0	N/A	N/A	0
Buffer	Exceeded Timing Lir	nits	DQ7#	Toggle	1	N/A	N/A	0
(Note 5)	ABORT State		DQ7#	Toggle	0	N/A	N/A	1

			-
Table 5.35.	Write	Operation	Status

Notes:

1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.

2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.

3. Data are invalid for addresses in a Program Suspended sector.

4. DQ1 indicates the Write to Buffer ABORT status during Write Buffer Programming operations.

5. The data-bar polling algorithm should be used for Write Buffer Programming operations. Note that DQ7# during Write Buffer Programming indicates the data-bar for DQ7 data for the LAST LOADED WRITE-BUFFER ADDRESS location.



5.6 Simultaneous Read/Write

The simultaneous read/write feature allows the host system to read data from one bank of memory while programming or erasing another bank of memory. An erase operation may also be suspended to read from or program another location within the same bank (except the sector being erased). Figure 9.23, Back-to-Back Read/Write Cycle Timings, shows how read and write cycles may be initiated for simultaneous operation with zero latency. Refer to the DC Characteristics (CMOS Compatible) table for read-while-program and read-while-erase current specification.

5.7 Writing Commands/Command Sequences


When the device is configured for Asynchronous read, only Asynchronous write operations are allowed, and CLK is ignored. When in the Synchronous read mode configuration, the device is able to perform both Asynchronous and Synchronous write operations. CLK and AVD# induced address latches are supported in the Synchronous programming mode. During a synchronous write operation, to write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive AVD# and CE# to V_{IL} , and OE# to V_{IH} when providing an address to the device, and drive WE# and CE# to V_{IL} , and OE# to V_{IH} when writing commands or data. During an asynchronous write operation, the system must drive CE# and WE# to V_{IL} and OE# to V_{IH} when providing an address, command, and data. Addresses are latched on the last falling edge of WE# or CE#, while data is latched on the 1st rising edge of WE# or CE#. An erase operation can erase one sector, multiple sectors, or the entire device. Tables 4.1-4.3 indicate the address space that each sector occupies. The device address space is divided into sixteen banks: Banks 1 through 14 contain only 64 Kword sectors, while Banks 0 and 15 contain both 16 Kword boot sectors in addition to 64 Kword sectors. A "bank address" is the set of address bits required to uniquely select a bank. Similarly, a "sector address" is the address bits required to uniquely select a sector. I_{CC2} in "DC Characteristics" represents the active current specification for the write mode. "AC Characteristics-Synchronous" and "AC Characteristics-Asynchronous" contain timing specification tables and timing diagrams for write operations.

5.8 Handshaking

The handshaking feature allows the host system to detect when data is ready to be read by simply monitoring the RDY (Ready) pin, which is a dedicated output and controlled by CE#.

When the device is configured to operate in synchronous mode, and OE# is low (active), the initial word of burst data becomes available after either the falling or rising edge of the RDY pin (depending on the setting for bit 10 in the Configuration Register). It is recommended that the host system set CR13–CR11 in the Configuration Register to the appropriate number of wait states to ensure optimal burst mode operation (see Table 5.15, Configuration Register).

Bit 8 in the Configuration Register allows the host to specify whether RDY is active at the same time that data is ready, or one cycle before data is ready.





5.9 Hardware Reset

The RESET# input provides a hardware method of resetting the device to reading array data. When RESET# is driven low for at least a period of t_{RP} , the device immediately terminates any operation in progress, tristates all outputs, resets the configuration register, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data.

To ensure data integrity the operation that was interrupted should be reinitiated once the device is ready to accept another command sequence.

When RESET# is held at V_{SS} , the device draws CMOS standby current (I_{CC4}). If RESET# is held at V_{IL} , but not at V_{SS} , the standby current will be greater.

RESET# may be tied to the system reset circuitry which enables the system to read the bootup firmware from the Flash memory upon a system reset.

See Figures 9.5 and 9.12 for timing diagrams.

5.10 Software Reset

Software reset is part of the command set (see Table 10.1) that also returns the device to array read mode and must be used for the following conditions:

- 1. to exit Autoselect mode
- 2. when DQ5 goes high during write status operation that indicates program or erase cycle was not successfully completed
- 3. exit sector lock/unlock operation.
- 4. to return to erase-suspend-read mode if the device was previously in Erase Suspend mode.
- 5. after any aborted operations

Software Functions and Sample Code

Table 5.36. Reset

('LLD	Function	=	lld	ResetCmd)

Cycle	Operation	Byte Address	Word Address	Data
Reset Command	Write	Base + xxxh	Base + xxxh	00F0h

Note: Base = Base Address.

The following is a C source code example of using the reset function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

/* Example: Reset (software reset of Flash state machine) */
 *((UINT16 *)base_addr + 0x000) = 0x00F0;

The following are additional points to consider when using the reset command:

- This command resets the banks to the read and address bits are ignored.
- Reset commands are ignored once erasure has begun until the operation is complete.
- Once programming begins, the device ignores reset commands until the operation is complete
- The reset command may be written between the cycles in a program command sequence before programming begins (prior to the third cycle). This resets the bank to which the system was writing to the read mode.



- If the program command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.
- The reset command may be also written during an Autoselect command sequence.
- If a bank has entered the Autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.
- If DQ1 goes high during a Write Buffer Programming operation, the system must write the "Write to Buffer Abort Reset" command sequence to RESET the device to reading array data. The standard RESET command will not work during this condition.
- To exit the unlock bypass mode, the system must issue a two-cycle unlock bypass reset command sequence [see command table for details].



6 Advanced Sector Protection/Unprotection

The Advanced Sector Protection/Unprotection feature disables or enables programming or erase operations in any or all sectors and can be implemented through software and/or hardware methods, which are independent of each other. This section describes the various methods of protecting data stored in the memory array. An overview of these methods in shown in Figure 6.1.




Figure 6.I. Advanced Sector Protection/Unprotection

6.1 Lock Register

As shipped from the factory, all devices default to the persistent mode when power is applied, and all sectors are unprotected, unless otherwise chosen through the DYB ordering option. The device programmer or host system must then choose which sector protection method to use. Programming (setting to "0") any one of the following two one-time programmable, non-volatile bits locks the part permanently in that mode:

SPANS

- Lock Register Persistent Protection Mode Lock Bit (DQ1)
- Lock Register Password Protection Mode Lock Bit (DQ2)

Device	DQ15-05	DQ4	DQ3	DQ2	DQI	DQ0	
S29WS256N	1	1	1	Password Protection Mode Lock Bit	Persistent Protection Mode Lock Bit	Customer SecSi Sector Protection Bit	
S29WS128N/ S29WS064N	Undefined	DYB Lock Boot Bit 0 = sectors power up protected 1 = sectors power up unprotected	PPB One-Time Programmable Bit 0 = All PPB erase command disabled 1 = All PPB Erase command enabled	Password Protection Mode Lock Bit	Persistent Protection Mode Lock Bit	SecSi Sector Protection Bit	

For programming lock register bits refer to Table 10.2.



Notes

- 1. If the password mode is chosen, the password must be programmed before setting the corresponding lock register bit.
- 2. After the Lock Register Bits Command Set Entry command sequence is written, reads and writes for Bank 0 are disabled, while reads from other banks are allowed until exiting this mode.
- 3. If both lock bits are selected to be programmed (to zeros) at the same time, the operation will abort.
- 4. Once the Password Mode Lock Bit is programmed, the Persistent Mode Lock Bit is permanently disabled, and no changes to the protection scheme are allowed. Similarly, if the Persistent Mode Lock Bit is programmed, the Password Mode is permanently disabled.

After selecting a sector protection method, each sector can operate in any of the following three states:

- 1. *Constantly locked.* The selected sectors are protected and can not be reprogrammed unless PPB lock bit is cleared via a password, hardware reset, or power cycle.
- 2. *Dynamically locked.* The selected sectors are protected and can be altered via software commands.
- 3. Unlocked. The sectors are unprotected and can be erased and/or programmed.

These states are controlled by the bit types described in Sections 6.2–6.6.

6.2 Persistent Protection Bits

The Persistent Protection Bits are unique and nonvolatile for each sector and have the same endurances as the Flash memory. Preprogramming and verification prior to erasure are handled by the device, and therefore do not require system monitoring.



Notes

- 1. Each PPB is individually programmed and all are erased in parallel.
- 2. Entry command disables reads and writes for the bank selected.
- 3. Reads within that bank will return the PPB status for that sector.
- 4. Reads from other banks are allowed while writes are not allowed.



- 5. All Reads must be performed using the Asynchronous mode.
- 6. The specific sector address (A23-A14 WS256N, A22-A14 WS128N, A21-A14 WS064N) are written at the same time as the program command.
- 7. If the PPB Lock Bit is set, the PPB Program or erase command will not execute and will time-out without programming or erasing the PPB.
- 8. There are no means for individually erasing a specific PPB and no specific sector address is required for this operation.
- 9. Exit command must be issued after the execution which resets the device to read mode and re-enables reads and writes for Bank 0
- 10. The programming state of the PPB for a given sector can be verified by writing a PPB Status Read Command to the device as described by the flow chart below.

6.3 Dynamic Protection Bits

Dynamic Protection Bits are volatile and unique for each sector and can be individually modified. DYBs only control the protection scheme for unprotected sectors that have their PPBs cleared (erased to "1"). By issuing the DYB Set or Clear command sequences, the DYBs will be set (programmed to "0") or cleared (erased to "1"), thus placing each sector in the protected or unprotected state respectively. This feature allows software to easily protect sectors against inadvertent changes yet does not prevent the easy removal of protection when changes are needed.



Notes

1. The DYBs can be set (programmed to "0") or cleared (erased to "1") as often as needed. When the parts are first shipped, the PPBs are cleared (erased to "1") and upon power up or reset, the DYBs can be set or cleared depending upon the ordering option chosen.

- If the option to clear the DYBs after power up is chosen, (erased to "1"), then the sectors may be modified depending upon the PPB state of that sector (see Table 6.2).
- 3. The sectors would be in the protected state If the option to set the DYBs after power up is chosen (programmed to "0").
- 4. It is possible to have sectors that are persistently locked with sectors that are left in the dynamic state.
- 5. The DYB Set or Clear commands for the dynamic sectors signify protected or unprotectedstate of the sectors respectively. However, if there is a need to change the status of the persistently locked sectors, a few more steps are required. First, the PPB Lock Bit must be cleared by either putting the device through a power-cycle, or hardware reset. The PPBs can then be changed to reflect the desired settings. Setting the PPB Lock Bit once again will lock the PPBs, and the device operates normally again.
- 6. To achieve the best protection, it is recommended to execute the PPB Lock Bit Set command early in the boot code and protect the boot code by holding WP# = V_{IL} . Note that the PPB and DYB bits have the same function when ACC = V_{HH} as they do when ACC = V_{IH} .

6.4 Persistent Protection Bit Lock Bit

The Persistent Protection Bit Lock Bit is a global volatile bit for all sectors. When set (programmed to "0"), this bit locks all PPB and when cleared (programmed to "1"), unlocks each sector. There is only one PPB Lock Bit per device.



Notes

- 1. No software command sequence unlocks this bit unless the device is in the password protection mode; only a hardware reset or a power-up clears this bit.
- 2. The PPB Lock Bit must be set (programmed to "0") only after all PPBs are configured to the desired settings.



6.5 Password Protection Method

The Password Protection Method allows an even higher level of security than the Persistent Sector Protection Mode by requiring a 64 bit password for unlocking the device PPB Lock Bit. In addition to this password requirement, after power up and reset, the PPB Lock Bit is set "0" to maintain the password mode of operation. Successful execution of the Password Unlock command by entering the entire password clears the PPB Lock Bit, allowing for sector PPBs modifications.



Notes

- 1. There is no special addressing order required for programming the password. Once the Password is written and verified, the Password Mode Locking Bit must be set in order to prevent access.
- 2. The Password Program Command is only capable of programming "0"s. Programming a "1" after a cell is programmed as a "0" results in a time-out with the cell as a "0".
- 3. The password is all "1"s when shipped from the factory.
- 4. All 64-bit password combinations are valid as a password.
- 5. There is no means to verify what the password is after it is set.
- 6. The Password Mode Lock Bit, once set, prevents reading the 64-bit password on the data bus and further password programming.
- 7. The Password Mode Lock Bit is not erasable.
- 8. The lower two address bits (A1–A0) are valid during the Password Read, Password Program, and Password Unlock.
- 9. The exact password must be entered in order for the unlocking function to occur.
- 10. The Password Unlock command cannot be issued any faster than 1 μ s at a time to prevent a hacker from running through all the 64-bit combinations in an attempt to correctly match a password.
- 11. Approximately 1 μs is required for unlocking the device after the valid 64-bit password is given to the device.
- 12. Password verification is only allowed during the password programming operation.
- 13. All further commands to the password region are disabled and all operations are ignored.
- 14. If the password is lost after setting the Password Mode Lock Bit, there is no way to clear the PPB Lock Bit.
- 15. Entry command sequence must be issued prior to any of any operation and it disables reads and writes for Bank 0. Reads and writes for other banks excluding Bank 0 are allowed.
- 16. If the user attempts to program or erase a protected sector, the device ignores the command and returns to read mode.
- 17. A program or erase command to a protected sector enables status polling and returns to read mode without having modified the contents of the protected sector.
- 18. The programming of the DYB, PPB, and PPB Lock for a given sector can be verified by writing individual status read commands DYB Status, PPB Status, and PPB Lock Status to the device.






Figure 6.2. Lock Register Program Algorithm



6.6 Advanced Sector Protection Software Examples

Unique Device PPB Loci 0 = locked I = unlocked			Sector DYB 0 = protected I = unprotected	Sector Protection Status
Any Sector	0	0	x	Protected through PPB
Any Sector	0	0	×	Protected through PPB
Any Sector	0	1	1	Unprotected
Any Sector	0	1	0	Protected through DYB
Any Sector	1	0	x	Protected through PPB
Any Sector	1	0	x	Protected through PPB
Any Sector	1	1	0	Protected through DYB
Any Sector	1	1	1	Unprotected

 Table 6.2.
 Sector Protection Schemes

Table 6.2 contains all possible combinations of the DYB, PPB, and PPB Lock Bit relating to the status of the sector. In summary, if the PPB Lock Bit is locked (set to "0"), no changes to the PPBs are allowed. The PPB Lock Bit can only be unlocked (reset to "1") through a hardware reset or power cycle. See also Figure 6.1 for an overview of the Advanced Sector Protection feature.

6.7 Hardware Data Protection Methods

The device offers two main types of data protection at the sector level via hardware control:

- When WP# is at V_{IL}, the four outermost sectors are locked (device specific).
- When ACC is at V_{IL}, all sectors are locked.

There are additional methods by which intended or accidental erasure of any sectors can be prevented via hardware means. The following subsections describes these methods:

6.7.1. WP# Method

The Write Protect feature provides a hardware method of protecting the four outermost sectors. This function is provided by the WP# pin and overrides the previously discussed Sector Protection/Unprotection method.

If the system asserts V_{IL} on the WP# pin, the device disables program and erase functions in the "outermost" boot sectors. The outermost boot sectors are the sectors containing both the lower and upper set of sectors in a dual-boot-configured device.

If the system asserts V_{IH} on the WP# pin, the device reverts to whether the boot sectors were last set to be protected or unprotected. That is, sector protection or unprotection for these sectors depends on whether they were last protected or unprotected.

Note that the WP# pin must not be left floating or unconnected as inconsistent behavior of the device may result.

The WP# pin must be held stable during a command sequence execution

6.7.2 ACC Method

This method is similar to above, except it protects all sectors. Once ACC input is set to $V_{\rm IL}$, all program and erase functions are disabled and hence all sectors are protected.



6.7.3 Low V_{CC} Write Inhibit

When V_{CC} is less than $V_{LKO},$ the device does not accept any write cycles. This protects data during V_{CC} power-up and power-down.


The command register and all internal program/erase circuits are disabled, and the device resets to reading array data. Subsequent writes are ignored until V_{CC} is greater than V_{LKO}. The system must provide the proper signals to the control inputs to prevent unintentional writes when V_{CC} is greater than V_{LKO}.

6.7.4 Write Pulse "Glitch Protection"

Noise pulses of less than 3 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

6.7.5 Power-Up Write Inhibit

If WE# = CE# = RESET# = V_{IL} and OE# = V_{IH} during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.





7 Power Conservation Modes

7.1 Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input. The device enters the CMOS standby mode when the CE# and RESET# inputs are both held at $V_{CC} \pm 0.2$ V. The device requires standard access time (t_{CE}) for read access, before it is ready to read data. If the device is deselected during erasure or programming, the device draws active current until the operation is completed. I_{CC3} in "DC Characteristics" represents the standby current specification

7.2 Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption while in asynchronous mode. the device automatically enables this mode when addresses remain stable for t_{ACC} + 20 ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. While in synchronous mode, the automatic sleep mode is disabled. Note that a new burst operation is required to provide new data. I_{CC6} in "DC Characteristics" represents the automatic sleep mode current specification.

7.3 Hardware RESET# Input Operation

The RESET# input provides a hardware method of resetting the device to reading array data. When RESET# is driven low for at least a period of t_{RP} , the device immediately terminates any operation in progress, tristates all outputs, resets the configuration register, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence to ensure data integrity.

When RESET# is held at V_{SS} \pm 0.2 V, the device draws CMOS standby current (I_{CC4}). If RE-SET# is held at V_{IL} but not within V_{SS} \pm 0.2 V, the standby current will be greater.

RESET# may be tied to the system reset circuitry and thus, a system reset would also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

7.4 Output Disable (OE#)

When the OE# input is at $V_{\rm IH},$ output from the device is disabled. The outputs are placed in the high impedance state.



8 SecSi[™] (Secured Silicon) Sector Flash Memory Region

The SecSi (Secured Silicon) Sector provides an extra Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The SecSi Sector is 256 words in length that consists of 128 words for factory data and 128 words for customersecured areas. All SecSi reads outside of the 256-word address range will return invalid data. The Factory Indicator Bit, DQ7, (at Autoselect address 03h) is used to indicate whether or not the Factory SecSi Sector is locked when shipped from the factory. The Customer Indicator Bit (DQ6) is used to indicate whether or not the Customer SecSi Sector is locked when shipped from the factory.

Please note the following general conditions:

- While SecSi Sector access is enabled, simultaneous operations are allowed except for Bank 0.
- On power-up, or following a hardware reset, the device reverts to sending commands to the normal address space.
- Reads can be performed in the Asynchronous or Synchronous mode.
- Burst mode reads within SecSi Sector will wrap from address FFh back to address 00h.
- Reads outside of sector 0 will return memory array data.
- Continuous burst read past the maximum address is undefined.
- Sector 0 is remapped from memory array to SecSi Sector array.
- Once the SecSi Sector Entry Command is issued, the SecSi Sector Exit command must be issued to exit SecSi Sector Mode.
- The SecSi Sector is not accessible when the device is executing an Embedded Program or Embedded Erase algorithm.

Sector	Sector Size	Address Range
Customer	128 words	000080h-0000FFh
Factory	128 words	000000h-00007Fh

Table 8.1. SecSi[™] Sector Addresses

8.1 Factory SecSi[™] Sector

The Factory SecSi Sector is always protected when shipped from the factory and has the Factory Indicator Bit (DQ7) permanently set to a "1". This prevents cloning of a factory locked part and ensures the security of the ESN and customer code once the product is shipped to the field.

These devices are available pre programmed with one of the following:

- A random, 8 Word secure ESN only within the Factory SecSi Sector
- Customer code within the Customer SecSi Sector through the Spansion[™] programming service.
- Both a random, secure ESN and customer code through the Spansion programming service.

Customers may opt to have their code programmed through the Spansion programming services. Spansion programs the customer's code, with or without the random ESN. The devices are then shipped from the Spansion factory with the Factory SecSi Sector and Customer SecSi Sector permanently locked. Contact your local representative for details on using Spansion programming services.





8.2 Customer SecSi[™] Sector

The Customer SecSi Sector is typically shipped unprotected (DQ6 set to "0"), allowing customers to utilize that sector in any manner they choose. If the security feature is not required, the Customer SecSi Sector can be treated as an additional Flash memory space.

Please note the following:

- Once the Customer SecSi Sector area is protected, the Customer Indicator Bit will be permanently set to "1."
- The Customer SecSi Sector can be read any number of times, but can be programmed and locked only once. The Customer SecSi Sector lock must be used with caution as once locked, there is no procedure available for unlocking the Customer SecSi Sector area and none of the bits in the Customer SecSi Sector memory space can be modified in any way.
- The accelerated programming (ACC) and unlock bypass functions are not available when programming the Customer SecSi Sector, but reading in Banks 1 through 15 is available.
- Once the Customer SecSi Sector is locked and verified, the system must write the Exit SecSi Sector Region command sequence which return the device to the memory array at sector 0.

8.3 SecSi[™] Sector Entry and SecSi Sector Exit Command Sequences

The system can access the SecSi Sector region by issuing the three-cycle Enter SecSi Sector command sequence. The device continues to access the SecSi Sector region until the system issues the four-cycle Exit SecSi Sector command sequence.

See Command Definition Table [SecSi[™] Sector Command Table, Appendix Table 10.1 for address and data requirements for both command sequences.

The SecSi Sector Entry Command allows the following commands to be executed

- Read customer and factory SecSi areas
- Program the customer SecSi Sector

After the system has written the Enter SecSi Sector command sequence, it may read the SecSi Sector by using the addresses normally occupied by sector SA0 within the memory array. This mode of operation continues until the system issues the Exit SecSi Sector command sequence, or until power is removed from the device.

Software Functions and Sample Code

The following are C functions and source code examples of using the SecSi Sector Entry, Program, and exit commands. Refer to the *Spansion Low Level Driver User's Guide* (available soon on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

Table 8.2. SecSi Sector Entry

(LLD Function = IId_SecSiSectorEntryCmd)

Cycle	Operation	Byte Address	Word Address	Data
Unlock Cycle 1	Write	Base + AAAh	Base + 555h	00AAh
Unlock Cycle 2	Write	Base + 554h	Base + 2AAh	0055h
Entry Cycle	Write	Base + AAAh	Base + 555h	0088h

Note: Base = Base Address.

^{/*} Example: SecSi Sector Entry Command */



* ((UINT16 *)base_addr +	+ 0x555) =	0x00AA; /	* write unlock cycle 1	*/
* ((UINT16 *)base_addr +	+ 0x2AA) =	0x0055; /	* write unlock cycle 2	*/
* ((UINT16 *)base_addr +	⊢ 0x555) =	0x0088; /*	* write Secsi Sector Entry Cmd	*/

Table 8.3. SecSi Sector Program

(LLD Function = IId_ProgramCmd)

Cycle	Operation	Byte Address	Word Address	Data
Unlock Cycle 1	Write	Base + AAAh	Base + 555h	00AAh
Unlock Cycle 2	Write	Base + 554h	Base + 2AAh	0055h
Program Setup	Write	Base + AAAh	Base + 555h	00A0h
Program	Write	Word Address	Word Address	Data Word

Note: Base = Base Address.

/* Once in the SecSi Sector mode, you program */

 $/\star$ words using the programming algorithm. */

Table 8.4. SecSi Sector Entry

(LLD Function = IId_SecSiSectorExitCmd)

Cycle	Operation	Byte Address	Word Address	Data
Unlock Cycle 1	Write	Base + AAAh	Base + 555h	00AAh
Unlock Cycle 2	Write	Base + 554h	Base + 2AAh	0055h
Exit Cycle	Write	Base + AAAh	Base + 555h	0090h

Note: Base = Base Address.

/* Example: SecSi Sector Exit Command */

- $/\star$ write unlock cycle 1 *((UINT16 *)base_addr + 0x555) = 0x00AA;
- /* write unlock cycle 2 */ /* write SecSi Sector Exit cycle 3 */ *((UINT16 *)base_addr + 0x2AA) = 0x0055;
- *((UINT16 *)base_addr + 0x555) = 0x0090; /* write SecSi Sector Exit cycle 3 */ *((UINT16 *)base_addr + 0x000) = 0x0000; /* write SecSi Sector Exit cycle 4 */

*/

*/




9 Electrical Specifications

9.1 Absolute Maximum Ratings

Storage Temperature Plastic Packages
Ambient Temperature with Power Applied65°C to +125°C
Voltage with Respect to Ground: All Inputs and I/Os except
as noted below (Note 1)
V _{CC} (Note 1)
$V_{\rm IO}$ $~$
ACC (Note 2)
Output Short Circuit Current (Note 3) 100 mA
Notes:
1 Minimum DC voltage on input or I/Os is -0.5 V. During voltage transitions inputs or

- Minimum DC voltage on input or I/Os is −0.5 V. During voltage transitions, inputs or I/Os may undershoot V_{SS} to −2.0 V for periods of up to 20 ns. See Figure 9.1. Maximum DC voltage on input or I/Os is V_{CC} + 0.5 V. During voltage transitions outputs may overshoot to V_{CC} + 2.0 V for periods up to 20 ns. See Figure 9.2.
- Minimum DC input voltage on pin ACC is -0.5V. During voltage transitions, ACC may overshoot V_{SS} to −2.0 V for periods of up to 20 ns. See Figure 9.1. Maximum DC voltage on pin ACC is +9.5 V, which may overshoot to 10.5 V for periods up to 20 ns.
- 3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.
- 4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.






Figure 9.1. Maximum Negative Overshoot Waveform



9.2 Operating Ranges

Wireless (W) Devices
Ambient Temperature (T_A)
Industrial (I) Devices
Ambient Temperature (T_A)
Supply Voltages
V_{CC} Supply Voltages \ldots
$V_{\rm IO}$ Supply Voltages:
(Contact local sales office for V_{IO} = 1.35 to +1.70 V.)
Notes: Operating ranges define those limits between which the functionality of the device

is guaranteed.

9.3 Test Conditions




Figure 9.3. Test Setup

Test Condition	All Speed Options	Unit
Output Load Capacitance, C _L (including jig capacitance)	30	pF
Input Rise and Fall Times	3.0 @ 54, 66 MHz 2.5 @ 80 MHz	ns
Input Pulse Levels	0.0-V _{IO}	V
Input timing measurement reference levels	V _{IO} /2	V
Output timing measurement reference levels	V _{IO} /2	V



9.4 Key to Switching Waveforms

WAVEFORM	INPUTS	OUTPUTS
		Steady
	Char	nging from H to L
	Char	nging from L to H
XXXXXX	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High Impedance State (High Z)

9.5 Switching Waveforms




Figure 9.4. Input Waveforms and Measurement Levels

9.6 V_{CC} Power-up

Parameter	Description	Test Setup	Speed	Unit
t _{VCS}	V _{CC} Setup Time	Min	1	ms

Notes:

- 1. $V_{CC} >= V_{IO}$ 100mV and V_{CC} ramp rate is > 1V / 100 μ s
- 2. V_{CC} ramp rate <1V / 100µs, a Hardware Reset will be required.




Figure 9.5. V_{CC} Power-up Diagram



9.7 DC Characteristics (CMOS Compatible)

Parameter	Description (Notes)	Test Conditions (Notes	I, 2, 9)	Min	Тур	Max	Unit
I_{LI}	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$	max			±1	μA
ILO	Output Leakage Current (3)	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$	_{CC} max			±1	μA
			54 MHz		27	54	mA
		$CE\# = V_{IL}, OE\# = V_{IH}, WE\#$ = V _{IH} , burst length = 8	66 MHz		28	60	mA
		110 5	80 MHz		30	66	mA
			54 MHz		28	48	mA
		$CE\# = V_{IL}, OE\# = V_{IH}, WE\#$ = V _{IH} , burst length = 16	66 MHz		30	54	mA
Ŧ	V Active burst Dead Current	110 5	80 MHz		32	60	mA
I _{CCB}	V _{CC} Active burst Read Current		54 MHz		29	42	mA
		$CE\# = V_{IL}, OE\# = V_{IH}, WE\#$ = V_{IH} , burst length = 32	66 MHz		32	48	mA
		· IH,	80 MHz		34	54	mA
			54 MHz		32	36	mA
		$CE\# = V_{IL}, OE\# = V_{IH}, WE\#$ = $V_{IH}, burst length =$	66 MHz		35	42	mA
		Continuous	80 MHz		38	48	mA
I _{IO1}	V _{IO} Non-active Output	OE# = V _{IH}			20	30	μA
			10 MHz		27	36	mA
I _{CC1}	V _{CC} Active Asynchronous Read Current (4)	$CE\# = V_{IL}, OE\# = V_{IH}, WE\#$ $= V_{IH}$	5 MHz		13	18	mA
	Read Current (4)	- VIH	1 MHz		3	4	mA
		$CE\# = V_{IL}, OE\# = V_{IH}, ACC$	V _{ACC}		1	5	μA
I _{CC2}	V _{CC} Active Write Current (5)	$= V_{IH}$	V _{CC}		19	52.5	mA
		CE# = RESET# =	V _{ACC}		1	5	μA
I _{CC3}	V _{CC} Standby Current (6, 7)	$V_{CC} \pm 0.2 V$	V _{CC}		20	40	μA
I _{CC4}	V _{CC} Reset Current (7)	$RESET # = V_{IL} CLK = V_{IL}$			70	150	μA
I _{CC5}	V _{CC} Active Current (Read While Write) (7)	$CE\# = V_{IL}, OE\# = V_{IH}, ACC$	= V _{IH}		50	60	mA
I _{CC6}	V _{CC} Sleep Current (7)	$CE\# = V_{IL}, OE\# = V_{IH}$			2	40	μA
Ŧ	Association of Discourse Comment (D)	$CE\# = V_{IL}, OE\# = V_{IH},$	V _{ACC}		6	20	mA
I _{ACC}	Accelerated Program Current (8)	$V_{ACC} = 9.5 V$	V _{CC}		14	20	mA
V _{IL}	Input Low Voltage	V _{IO} = 1.8 V		-0.5		0.4	V
$V_{\rm IH}$	Input High Voltage	V _{IO} = 1.8 V		V _{IO} - 0.4		$V_{IO} + 0.4$	V
V _{OL}	Output Low Voltage	I_{OL} = 100 μ A, V_{CC} = $V_{CC min}$	= V _{IO}			0.1	V
V _{OH}	Output High Voltage	I_{OH} = -100 µA, V_{CC} = V_{CC} m		V _{IO} - 0.1			V
V _{HH}	Voltage for Accelerated Program			8.5		9.5	V
V _{LKO}	Low V _{CC} Lock-out Voltage			1.0		1.4	V

Notes:

- 1. Maximum I_{CC} specifications are tested with $V_{CC} = V_{CC}max$.
- 2. $V_{CC} = V_{IO}$.
- 3. CE# must be set high when measuring the RDY pin.
- 4. The I_{CC} current listed is typically less than 3 mA/MHz, with OE# at V_{IH} .
- 5. I_{CC} active while Embedded Erase or Embedded Program is in progress.
- 6. Device enters automatic sleep mode when addresses are stable for t_{ACC} + 20 ns. Typical sleep mode current is equal to I_{CC3} .
- 7. $V_{IH} = V_{CC} \pm 0.2$ V and $V_{IL} > -0.1$ V.
- 8. Total current during accelerated programming is the sum of $V_{\rm ACC}$ and $V_{\rm CC}$ currents.
- 9. $V_{ACC} = V_{HH}$ on ACC input.





9.8 AC Characteristics

9.8.1. CLK Characterization

Parameter	Description		54 MHz	66 MHz	80 MHz	Unit
f _{CLK}	CLK Frequency	Max	54	66	80	MHz
t _{CLK}	CLK Period	Min	18.5	15.1	12.5	ns
t _{CH}	CLK High Time	Min	7.4	6.1	5.0	20
t _{CL}	CLK Low Time	14111	7.4	0.1	5.0	ns
t _{CR}	CLK Rise Time	Max	3	2	25	20
t _{CF}	CLK Fall Time	Max	3	3	2.5	ns




Figure 9.6. CLK Characterization



9.8.2 Synchrono	us/Burst Read
-----------------	---------------


Para	meter						
JEDEC	Standard	Description		54 MHz	66 MHz	80 MHz	Unit
	t _{IACC}	Latency	Max		69		ns
	t _{BACC}	Burst Access Time Valid Clock to Output Delay	Max	13.5	11.2	9	ns
	t _{ACS}	Address Setup Time to CLK (Note 1)	Min	5		4	ns
	t _{ACH}	Address Hold Time from CLK (Note 1)	Min	7		6	ns
	t _{BDH}	Data Hold Time from Next Clock Cycle	Min	4		3	ns
	t _{CR}	Chip Enable to RDY Valid	Max	13.5	11.2	9	ns
	t _{OE}	Output Enable to Output Valid	Max	13.5	11	1.2	ns
	t _{CEZ}	Chip Enable to High Z (Note 2)	Max		10		ns
	t _{OEZ}	Output Enable to High Z (Note 2)	Max		10		ns
	t _{CES}	CE# Setup Time to CLK	Min		4		ns
	t _{RDYS}	RDY Setup Time to CLK	Min	5	4	3.5	ns
	t _{RACC}	Ready Access Time from CLK	Max	13.5	11.2	9	ns
	t _{CAS}	CE# Setup Time to AVD#	Min		0		ns
	t _{AVC}	AVD# Low to CLK	Min		4		ns
	t _{AVD}	AVD# Pulse	Min		8		ns
	t _{AOE}	AVD Low to OE# Low	Max		38.4		ns

Notes:

- 1. Addresses are latched on the first rising edge of CLK.
- 2. Not 100% tested.



9.8.3 Timing Diagrams




Notes:

- 1. Figure shows total number of wait states set to five cycles. The total number of wait states can be programmed from two cycles to seven cycles.
- 2. If any burst address occurs at "address + 1", "address + 2", or "address + 3", additional clock delay cycles are inserted, and are indicated by RDY.
- 3. The device is in synchronous mode.


Figure 9.7. CLK Synchronous Burst Mode Read






Notes:

- 1. Figure shows total number of wait states set to seven cycles. The total number of wait states can be programmed from two cycles to seven cycles.
- 2. If any burst address occurs at "address + 1", "address + 2", or "address + 3", additional clock delay cycles are inserted, and are indicated by RDY.
- 3. The device is in synchronous mode with wrap around.
- 4. D8–DF in data waveform indicate the order of data within a given 8-word address range, from lowest to highest. Starting address in figure is the 4th address in range (0-F).






Notes:

- 1. Figure shows total number of wait states set to seven cycles. The total number of wait states can be programmed from two cycles to seven cycles. Clock is set for active rising edge.
- 2. If any burst address occurs at "address + 1", "address + 2", or "address + 3", additional clock delay cycles are inserted, and are indicated by RDY.
- 3. The device is in asynchronous mode with out wrap around.
- 4. DC-D13 in data waveform indicate the order of data within a given 8-word address range, from lowest to highest. Starting address in figure is the 1st address in range (c-13).

Figure 9.9. 8-word Linear Burst without Wrap Around





Notes:

- 1. Figure assumes 6 wait states for initial access and synchronous read.
- 2. The Set Configuration Register command sequence has been written with CR8=0; device will output RDY one cycle before valid data.


Figure 9.10. Linear Burst with RDY Set One Cycle Before Data

9.8.4 AC Characteristics—Asynchronous Read

Parameter							80	
JEDEC	Standard	Description			54 MHz	66 MHz	MHz	Unit
	t _{CE}	Access Time from CE# Low		Max	70		ns	
	t _{ACC}	Asynchronous Access Time		Max	70			ns
	t _{AVDP}	AVD# Low Time			8			ns
	t _{AAVDS}	Address Setup Time to Rising Edge of AVD#		Min	4		ns	
	t _{AAVDH}	Address Hold Time from Rising Edge of AVD# Output Enable to Output Valid		Min	7	6		ns
	t _{OE}			Max	13.5	11.2		ns
	t _{OEH}	Output Enable Hold Time	Read	Min	0		ns	
			Toggle and Data# Polling	Min	10		ns	
	t _{OEZ}	Output Enable to High Z (see Note)		Max	10		ns	
	t _{CAS}	CE# Setup Time to AVD#			0			ns

Note: Not 100% tested.





Note: RA = Read Address, RD = Read Data.





9.8.5 Hardware Reset (RESET#)

Para	ameter				
JEDEC	Std.	Description		All Speed Options	Unit
	t _{RP}	RESET# Pulse Width	Min	30	μs
	t _{RH}	Reset High Time Before Read (See Note)	Min	200	ns

Note: Not 100% tested.




Figure 9.12. Reset Timings



Parameter								
JEDEC	Standard	Descriptio	on		54 MHz	66 MHz	80 MHz	Unit
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)		Min			ns	
			Synchronous	Min		ns		
t _{AVWL}	t _{AS}	Address Setup Time (Notes 2, 3)	Asynchronous	— Min			ns	
+	+	Address Hold Time (Notes 2, 3)	Synchronous	Min		9		nc
t _{WLAX}	t _{AH}	Address Hold Time (Notes 2, 3)	Asynchronous	1*1111		20		ns
	t _{AVDP}	AVD# Low Time	Min			ns		
t _{DVWH}	t _{DS}	Data Setup Time	Min	45	2	20	ns	
t _{WHDX}	t _{DH}	Data Hold Time		Min		0		ns
t _{GHWL}	t _{GHWL}	Read Recovery Time Before Write		Min		0		ns
	t _{CAS}	CE# Setup Time to AVD#		Min		0		ns
t _{WHEH}	t _{CH}	CE# Hold Time	Min	0			ns	
t _{WLWH}	t _{WP}	Write Pulse Width	Min		30		ns	
t _{WHWL}	t _{WPH}	Write Pulse Width High	Min		20		ns	
	t _{SR/W}	Latency Between Read and Write Ope	Min		0		ns	
	t _{VID}	V _{ACC} Rise and Fall Time	V _{ACC} Rise and Fall Time					ns
	t _{VIDS}	V _{ACC} Setup Time (During Accelerated	Programming)	Min	1			μs
	t _{VCS}	V _{CC} Setup Time		Min	n 50			μs
t _{ELWL}	t _{CS}	CE# Setup Time to WE#		Min	n 5			ns
	t _{AVSW}	AVD# Setup Time to WE#		Min	n 5			ns
	t _{AVHW}	AVD# Hold Time to WE#		Min		5		ns
	t _{AVSC}	AVD# Setup Time to CLK		Min	n 5			ns
	t _{AVHC}	AVD# Hold Time to CLK		Min	5			ns
	t _{CSW}	Clock Setup Time to WE#		Min	5			ns
	t _{WEP}	Noise Pulse Margin on WE#		Max	3			ns
	t _{SEA}	Sector Erase Accept Time-out	Sector Erase Accept Time-out					μs
	t _{ESL}	Erase Suspend Latency		Max	20			μs
	t _{PSL}	Program Suspend Latency		Max	20			μs
	t _{ASP}	Toggle Time During Sector Protection		Тур	100			μs
	t _{PSP}	Toggle Time During Programming Wit	hin a Protected Sector	Тур		1		μs

9.8.6 Erase/Program Timing

Notes:

1. Not 100% tested.

2. Asynchronous read mode allows Asynchronous program operation only. Synchronous read mode allows both Asynchronous and Synchronous program operation.

3. In asynchronous program operation timing, addresses are latched on the falling edge of WE#. In synchronous program operation timing, addresses are latched on the rising edge of CLK.

4. See the "Erase and Programming Performance" section for more information.

5. Does not include the preprogramming time.







Figure 9.2. Chip/Sector Erase Operation Timings: WE# Latched Addresses






- 1. PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.
- 2. "In progress" and "complete" refer to status of program operation.
- 3. A23–A14 for the WS256N (A22–A14 for the WS128N, A21–A14 for the WS064N) are don't care during command sequence unlock cycles.
- 4. CLK can be either V_{IL} or V_{IH} .
- 5. The Asynchronous programming operation is independent of the Set Device Read Mode bit in the Configuration Register.

Figure 9.13. Asynchronous Program Operation Timings: WE# Latched Addresses






- 1. PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.
- 2. "In progress" and "complete" refer to status of program operation.
- 3. A23–A14 for the WS256N (A22–A14 for the WS128N, A21–A14 for the WS064N) are don't care during command sequence unlock cycles.
- 4. Addresses are latched on the first rising edge of CLK.
- 5. Either CE# or AVD# is required to go from low to high in between programming command sequences.
- 6. The Synchronous programming operation is dependent of the Set Device Read Mode bit in the Configuration Register. The Configuration Register must be set to the Synchronous Read Mode.

Figure 9.14. Synchronous Program Operation Timings: CLK Latched Addresses





Note: Use setup and hold times from conventional program operation.





Figure 9.15. Accelerated Unlock Bypass Programming Timing

Notes:

- 1. Status reads in figure are shown as asynchronous.
- 2. VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, and Data# Polling will output true data.


Figure 9.16. Data# Polling Timings (During Embedded Algorithm)





- 1. Status reads in figure are shown as asynchronous.
- 2. VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, the toggle bits will stop toggling.







Notes:

- 1. The timings are similar to synchronous read timings.
- 2. VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, the toggle bits will stop toggling.
- 3. RDY is active with data (D8 = 1 in the Configuration Register). When D8 = 0 in the Configuration Register, RDY is active one clock cycle before data.

Figure 9.18. Synchronous Data Polling Timings/Toggle Bit Timings








Note: DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE# to toggle DQ2 and DQ6.

Figure 9.19. DQ2 vs. DQ6




Notes:

- 1. RDY(1) active with data (D8 = 1 in the Configuration Register).
- 2. RDY(2) active one clock cycle before data (D8 = 0 in the Configuration Register).
- 3. Cxx indicates the clock that triggers Dxx on the outputs; for example, C60 triggers D60.
- 4. Figure shows the device not crossing a bank in the process of performing an erase or program.
- 5. RDY will not go low and no additional wait states will be required if the Burst frequency is <=66 MHz and the Boundary Crossing bit (D14) in the Configuration Register is set to 0

Figure 9.20. Latency with Boundary Crossing when Frequency > 66 MHz






- 1. RDY(1) active with data (D8 = 1 in the Configuration Register).
- 2. RDY(2) active one clock cycle before data (D8 = 0 in the Configuration Register).
- 3. Cxx indicates the clock that triggers Dxx on the outputs; for example, C60 triggers D60.
- 4. Figure shows the device crossing a bank in the process of performing an erase or program.
- 5. RDY will not go low and no additional wait states will be required if the Burst frequency is \leq 66 MHz and the Boundary Crossing bit (D14) in the Configuration Register is set to 0.

Figure 9.21. Latency with Boundary Crossing into Program/Erase Bank






Wait State Configuration Register Setup:

D13, D12, D11 = "111" \Rightarrow Reserved D13, D12, D11 = "110" \Rightarrow Reserved D13, D12, D11 = "101" \Rightarrow 5 programmed, 7 total D13, D12, D11 = "100" \Rightarrow 4 programmed, 6 total D13, D12, D11 = "011" \Rightarrow 3 programmed, 5 total D13, D12, D11 = "010" \Rightarrow 2 programmed, 4 total D13, D12, D11 = "001" \Rightarrow 1 programmed, 3 total D13, D12, D11 = "000" \Rightarrow 0 programmed, 2 total

Note: Figure assumes address D0 is not at an address boundary, and wait state is set to "101".

Figure 9.22. Example of Wait States Insertion





Note: Breakpoints in waveforms indicate that system may alternately read array data from the "non-busy bank" while checking the status of the program or erase operation in the "busy" bank. The system should read status twice to ensure valid information.

Figure 9.23. Back-to-Back Read/Write Cycle Timings



9.8.7	Erase	and	Programming	Performance
-------	-------	-----	-------------	-------------

Parameter	Parameter			Max (Note 2)	Unit	Comments	
Sector Erase Time	64 Kword	V _{CC}	0.6	3.5	-		
Sector Erase Time	16 Kword	V _{CC}	<0.15	2	S		
Chip Erase Time		V _{CC}	153.6 (WS256N) 77.4 (WS128N) 39.3 (WS064N)	308 (WS256N) 154 (WS128N) 78 (WS064N)	s	Excludes 00h programming prior to erasure (Note 4)	
		ACC	130.6 (WS256N) 65.8 (WS128N) 33.4 (WS064N)	262 (WS256N) 132 (WS128N) 66 (WS064N)	5		
Single Word Programming Time		V _{CC}	40	400	116		
(Note 8)	(Note 8)		24	240	μs		
Effective Word Program	ming Time	V _{CC}	9.4	94	μs		
utilizing Program Write	Buffer	ACC	6	60	μs		
Total 32-Word Buffer Pr	ogramming	V _{CC}	300	3000			
Time		ACC	192	1920	μs		
Chip Programming Time (Note 3)		V _{CC}	157.3 (WS256N) 78.6 (WS128N) 39.3 (WS064N)	314.6 (WS256N) 157.3 (WS128N) 78.6 (WS064N)	s	Excludes system level overhead	
		ACC	100.7 (WS256N) 50.3 (WS128N) 25.2 (WS064N)	201.3 (WS256N) 100.7 (WS128N) 50.3 (WS064N)	2	(Note 5)	

- 1. Typical program and erase times assume the following conditions: $25^{\circ}C$, 1.8 V V_{CC} , 10,000 cycles; checkerboard data pattern.
- 2. Under worst case conditions of 90°C, $V_{CC} = 1.70 V$, 100,000 cycles.
- 3. Typical chip programming time is considerably less than the maximum chip programming time listed, and is based on single word programming.
- 4. In the pre-programming step of the Embedded Erase algorithm, all words are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See the *Appendix* for further information on command definitions.
- 6. Contact the local sales office for minimum cycling endurance values in specific applications and operating conditions.
- 7. Refer to Application Note "Erase Suspend/Resume Timing" for more details.
- 8. Word programming specification is based upon a single word programming operation not utilizing the write buffer.



9.8.8 BGA Ball Capacitance

Parameter Symbol	Parameter Description	scription Test Setup		Max	Unit	
C _{IN}	Input Capacitance	$V_{IN} = 0$	5.3	6.3	pF	
C _{OUT}	Output Capacitance	$V_{OUT} = 0$	5.8	6.8	pF	
C _{IN2}	Control Pin Capacitance	$V_{IN} = 0$	6.3	7.3	pF	

Notes:

1. Sampled, not 100% tested.

2. Test conditions $T_A = 25^{\circ}C$; f = 1.0 MHz.



10 Appendix

This section contains information relating to software control or interfacing with the Flash device. For additional information and assistance regarding software, see the Additional Resources section on page 18, or explore the Web at www.amd.com and www.fujitsu.com.

		S		Bus Cycles (Notes 1–5)										
	Command Sequence	Cycles	Firs	t	Sec	ond	Thir	d	Four	th	Fift	h	Sixt	:h
	(Notes)		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Async	hronous Read (6)	1	RA	RD										
Reset	(7)	1	XXX	F0										
8)	Manufacturer ID	4	555	AA	2AA	55	[BA]555	90	[BA]X00	0001				
t t	Device ID (9)	6	555	AA	2AA	55	[BA]555	90	[BA]X01	227E	BA+X0E	Data	BA+X0F	2200
Auto- select (8)	Indicator Bits (10)	4	555	AA	2AA	55	[BA]555	90	[BA]X03	Data				
Progra	am	4	555	AA	2AA	55	555	A0	PA	PD				
Write	to Buffer (11)	6	555	AA	2AA	55	PA	25	PA	WC	PA	PD	WBL	PD
Progra	am Buffer to Flash	1	SA	29										
Write	to Buffer Abort Reset (12)	3	555	AA	2AA	55	555	F0						
Chip E	Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Secto	r Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30
Erase,	/Program Suspend (13)	1	BA	B0										
Erase,	/Program Resume (14)	1	BA	30										
Set C	onfiguration Register (18)	4	555	AA	2AA	55	555	D0	X00	CR				
Read	Configuration Register	4	555	AA	2AA	55	555	C6	X00	CR				
CFI Q	uery (15)	1	[BA]555	98										
SS	Entry	3	555	AA	2AA	55	555	20						
/pa:	Program (16)	2	XXX	A0	PA	PD								
A B	CFI (16)	1	XXX	98										
Unlock Bypass Mode	Reset	2	XXX	90	XXX	00								
	Entry	3	555	AA	2AA	55	555	88						
Sect	Program (17)	4	555	AA	2AA	55	555	A0	PA	PD			1	
Sig	Read (17)	1	00	Data									1	
SecSi Sector	Exit (17)	4	555	AA	2AA	55	555	90	XXX	00				

Table 10.1.Memory Array Commands

Legend:

X = Don't care.

RA = Read Address.

RD = Read Data.

PA = Program Address. Addresses latch on the rising edge of the AVD# pulse or active edge of CLK, whichever occurs first. PD = Program Data. Data latches on the rising edge of WE# or CE# pulse, whichever occurs first.

Notes:

- 1. See Table 5.4 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Shaded cells indicate read cycles.
- 4. Address and data bits not specified in table, legend, or notes are don't cares (each hex digit implies 4 bits of data).
- 5. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. The system must write the reset command to return the device to reading array data.
- 6. No unlock or command cycles required when bank is reading array data.
- Reset command is required to return to reading array data (or to the erase-suspend-read mode if previously in Erase Suspend) when a bank is in the autoselect mode, or if DQ5 goes high (while the bank is providing status information) or performing sector lock/unlock.
- 8. The system must provide the bank address. See Autoselect section for more information.
- Data in cycle 5 is 2230 (WS256N), 2232 (WS064N), or 2231 (WS128N).
- 10. See Table 5.16 for indicator bit values.

SA = Sector Address. WS256N = A23-A14; WS128N = A22-A14; WS064N = A21-A14.

BA = Bank Address. WS256N = A23-A20; WS128N = A22-A20; WS064N = A21-A18.

CR = *Configuration Register data bits* D15–D0.

WBL = Write Buffer Location. Address must be within the same write buffer page as PA.

- WC = Word Count. Number of write buffer locations to load minus 1.
- 11. Total number of cycles in the command sequence is determined by the number of words written to the write buffer. The number of cycles in the command sequence is 37 for full page programming (32 words). Less than 32 word programming is not recommended.
- 12. Command sequence resets device for next command after writeto-buffer operation.
- 13. System may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation, and requires the bank address.
- 14. Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.
- 15. Command is valid when device is ready to read array data or when device is in autoselect mode. Address will equal 55h on all future devices, but 555h for WS256N/128N/064N.
- 16. Requires Entry command sequence prior to execution. Unlock Bypass Reset command is required to return to reading array data.
- 17. Requires Entry command sequence prior to execution. SecSi Sector Exit Reset command is required to exit this mode; device may otherwise be placed in an unknown state.
- 18. Requires reset command to configure the Configuration Register.



		S					В	us Cycle	es (Note	es 1-4)						
Comr	mand Sequence	Cycles	Fi	rst	Se	cond	Thi	rd	Fou	ırth	Fi	fth	Si	xth	Sev	enth
	(Notes)		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
	Command Set Entry (5)	3	555	AA	2AA	55	555	40								
Lock Register	Program (6)	2	XX	A0	77	data										
Bits	Read (6)	1	77	data												
	Command Set Exit (7)	2	XX	90	XX	00										
	Command Set Entry (5)	3	555	AA	2AA	55	555	60								
Password	Program [0-3] (8)	2	XX	A0	00	PWD[0-3]										
Protection	Read (9)	4	000	PWD0	001	PWD1	002	PWD2	003	PWD3						
Trotection	Unlock	7	00	25	00	03	00	PWD0	01	PWD1	02	PWD2	03	PWD3	00	29
	Command Set Exit (7)	2	XX	90	XX	00										
	Command Set Entry (5)	3	555	AA	2AA	55	[BA]555	C0								
Non-Volatile	PPB Program (10)	2	XX	A0	SA	00										
	All PPB Erase (10, 11)	2	XX	80	00	30										
Protection (PPB)	PPB Status Read	1	SA	RD(0)												
	Command Set Exit (7)	2	XX	90	XX	00										
Global	Command Set Entry (5)	3	555	AA	2AA	55	[BA]555	50								
Volatile Sector	PPB Lock Bit Set	2	XX	A0	XX	00										
Protection Freeze	PPB Lock Bit Status Read	1	BA	RD(0)												
(PPB Lock)	Command Set Exit (7)	2	XX	90	XX	00										
	Command Set Entry (5)	3	555	AA	2AA	55	[BA]555	E0								
Volatile Sector	DYB Set	2	XX	A0	SA	00										
	DYB Clear	2	XX	A0	SA	01										
(DYB)	DYB Status Read	1	SA	RD(0)												
	Command Set Exit (7)	2	XX	90	XX	00										

Table 10.2. Sector Protection Commands

Legend:

X = Don't care.

RA = Address of the memory location to be read.

PD(0) = SecSi Sector Lock Bit. PD(0), or bit[0].

PD(1) = Persistent Protection Mode Lock Bit. PD(1), or bit[1], must be set to '0' for protection while PD(2), bit[2] must be left as '1'. PD(2) = Password Protection Mode Lock Bit. PD(2), or bit[2], must be set to '0' for protection while PD(1), bit[1] must be left as '1'. PD(3) = Protection Mode OTP Bit. PD(3) or bit[3].

SA = Sector Address. WS256N = A23-A14; WS128N = A22-A14; WS064N = A21-A14.

Notes:

- 1. All values are in hexadecimal.
- 2. Shaded cells indicate read cycles.
- 3. Address and data bits not specified in table, legend, or notes are don't cares (each hex digit implies 4 bits of data).
- 4. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. The system must write the reset command to return the device to reading array data.
- 5. Entry commands are required to enter a specific mode to enable instructions only available within that mode.

BA = Bank Address. WS256N = A23-A20; WS128N = A22-A20; WS064N = A21-A18.

PWD3-PWD0 = Password Data. PD3-PD0 present four 16 bit combinations that represent the 64-bit Password PWA = Password Address. Address bits A1 and A0 are used to select each 16-bit portion of the 64-bit entity.

PWD = Password Data.

RD(0), RD(1), RD(2) = DQ0, DQ1, or DQ2 protection indicator bit. If protected, DQ0, DQ1, or DQ2 = 0. If unprotected, DQ0, DQ1, DQ2 = 1.

- 6. If both the Persistent Protection Mode Locking Bit and the Password Protection Mode Locking Bit are set at the same time, the command operation will abort and return the device to the default Persistent Sector Protection Mode during 2nd bus cycle. Note that on all future devices, addresses will equal 00h, but are currently 77h for WS256N, WS128N, and WS064N. See Tables 6.1 and 6.2 for explanation of lock bits.
- Exit command must be issued to reset the device into read mode; device may otherwise be placed in an unknown state.
- 8. Entire two bus-cycle sequence must be entered for each portion of the password.
- 9. Full address range is required for reading password.
- 10. See Figure 6.2 for details.
- 11. "All PPB Erase" command will pre-program all PPBs before erasure to prevent over-erasure.



10.1 Common Flash Memory Interface

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified soft-ware algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and back-ward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address (BA)555h any time the device is ready to read array data. The system can read CFI information at the addresses given in Tables 10.3–10.6) within that bank. All reads outside of the CFI address range, within the bank, will return non-valid data. Reads from other banks are allowed, writes are not. To terminate reading CFI data, the system must write the reset command.

The following is a C source code example of using the CFI Entry and Exit functions. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: CFI Entry command */
 *( (UINT16 *)bank_addr + 0x555 ) = 0x0098;  /* write CFI entry command */
/* Example: CFI Exit command */
 *( (UINT16 *)bank_addr + 0x000 ) = 0x00F0;  /* write cfi exit command */
```

For further information, please refer to the CFI Specification (see JEDEC publications JEP137-A and JESD68.01and CFI Publication 100). Please contact your sales office for copies of these documents.

Addresses	Data	Description
10h 11h 12h	0051h 0052h 0059h	Query Unique ASCII string "QRY"
13h 14h	0002h 0000h	Primary OEM Command Set
15h 16h	0040h 0000h	Address for Primary Extended Table
17h 18h	0000h 0000h	Alternate OEM Command Set (00h = none exists)
19h 1Ah	0000h 0000h	Address for Alternate OEM Extended Table (00h = none exists)

Table 10.3. CFI Query Identification String



Addresses	Data	Description
1Bh	0017h	V _{CC} Min. (write/erase) D7-D4: volt, D3-D0: 100 millivolt
1Ch	0019h	V _{CC} Max. (write/erase) D7-D4: volt, D3-D0: 100 millivolt
1Dh	0000h	V_{PP} Min. voltage (00h = no V_{PP} pin present)
1Eh	0000h	V_{PP} Max. voltage (00h = no V_{PP} pin present)
1Fh	0006h	Typical timeout per single byte/word write 2^{N} µs
20h	0009h	Typical timeout for Min. size buffer write $2^{N} \mu s$ (00h = not supported)
21h	000Ah	Typical timeout per individual block erase 2 ^N ms
22h	0000h	Typical timeout for full chip erase 2^{N} ms (00h = not supported)
23h	0004h	Max. timeout for byte/word write 2 [™] times typical
24h	0004h	Max. timeout for buffer write 2 ^N times typical
25h	0003h	Max. timeout per individual block erase 2 ^N times typical
26h	0000h	Max. timeout for full chip erase 2^{\aleph} times typical (00h = not supported)

Table 10.4. System Interface String	Table 10.4.	System	Interface	String
-------------------------------------	-------------	--------	-----------	--------

Table 10.5.	Device	Geometry	Definition
14010 10101		000111001	

Addresses	Data	Description
27h	0019h (WS256N) 0018h (WS128N) 0017h (WS064N)	Device Size = 2 ^N byte
28h 29h	0001h 0000h	Flash Device Interface description (refer to CFI publication 100)
2Ah 2Bh	0006h 0000h	Max. number of bytes in multi-byte write = 2^{N} (00h = not supported)
2Ch	0003h	Number of Erase Block Regions within device
2Dh 2Eh 2Fh 30h	0003h 0000h 0080h 0000h	Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100)
31h	00FDh (WS256N) 007Dh (WS128N) 003Dh (WS064N)	Erase Block Region 2 Information
32h 33h 34h	0000h 0000h 0002h	
35h 36h 37h 38h	0003h 0000h 0080h 0000h	Erase Block Region 3 Information
39h 3Ah 3Bh 3Ch	0000h 0000h 0000h 0000h	Erase Block Region 4 Information



	Table 10.6.	rimary Vendor-Specific Extended Query
Addresses	Data	Description
40h 41h 42h	0050h 0052h 0049h	Query-unique ASCII string "PRI"
43h	0031h	Major version number, ASCII
44h	0034h	Minor version number, ASCII
45h	0100h	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Silicon Technology (Bits 5-2) 0100 = 0.11 µm
46h	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
47h	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in per group
48h	0000h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported
49h	0008h	Sector Protect/Unprotect scheme 08 = Advanced Sector Protection
4Ah	00F3h (WS256N) 006Fh (WS128N) 0037h (WS064N)	Simultaneous Operation Number of Sectors in all banks except boot bank
4Bh	0001h	Burst Mode Type 00 = Not Supported, 01 = Supported
4Ch	0000h	Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page, 04 = 16 Word Page
4Dh	0085h	ACC (Acceleration) Supply Minimum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Eh	0095h	ACC (Acceleration) Supply Maximum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Fh	0001h	Top/Bottom Boot Sector Flag 0001h = Dual Boot Device
50h	0001h	Program Suspend. 00h = not supported
51h	0001h	Unlock Bypass 00 = Not Supported, 01=Supported
52h	0007h	SecSi Sector (Customer OTP Area) Size 2 ^N bytes
53h	0014h	Hardware Reset Low Time-out during an embedded algorithm to read mode Maximum 2 ⁿ ns
54h	0014h	Hardware Reset Low Time-out not during an embedded algorithm to read mode Maximum 2 ⁿ ns
55h	0005h	Erase Suspend Time-out Maximum 2 [™] ns
56h	0005h	Program Suspend Time-out Maximum 2 ^N ns
57h	0010h	Bank Organization: X = Number of banks
58h	0013h (WS256N) 000Bh (WS128N) 0007h (WS064N)	Bank 0 Region Information. X = Number of sectors in bank

Table 10.6.	Primary	Vendor-Specific	Extended	Query
-------------	---------	-----------------	----------	-------



Addresses	Data	Description
59h	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 1 Region Information. X = Number of sectors in bank
5Ah	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 2 Region Information. X = Number of sectors in bank
5Bh	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 3 Region Information. $X =$ Number of sectors in bank
5Ch	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 4 Region Information. $X =$ Number of sectors in bank
5Dh	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 5 Region Information. $X =$ Number of sectors in bank
5Eh	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 6 Region Information. $X =$ Number of sectors in bank
5Fh	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 7 Region Information. $X =$ Number of sectors in bank
60h	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 8 Region Information. $X =$ Number of sectors in bank
61h	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 9 Region Information. $X =$ Number of sectors in bank
62h	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 10 Region Information. $X =$ Number of sectors in bank
63h	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 11 Region Information. $X =$ Number of sectors in bank
64h	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 12 Region Information. $X =$ Number of sectors in bank
65h	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 13 Region Information. X = Number of sectors in bank
66h	0010h (WS256N) 0008h (WS128N) 0004h (WS064N)	Bank 14 Region Information. $X =$ Number of sectors in bank
67h	0013h (WS256N) 000Bh (WS128N) 0007h (WS064N)	Bank 15 Region Information. X = Number of sectors in bank

 Table I0.6.
 Primary Vendor-Specific Extended Query (Continued)



II Commonly Used Terms

Term	Definition
ACC	ACCelerate. A special purpose input signal which allows for faster programming or erase operation when raised to a specified voltage above V_{CC} . In some devices ACC may protect all sectors when at a low voltage.
A _{max}	Most significant bit of the address input [A23 for 256Mbit, A22 for128Mbit, A21 for 64Mbit]
A _{min}	Least significant bit of the address input signals (A0 for all devices in this document).
Asynchronous	Operation where signal relationships are based only on propagation delays and are unrelated to synchronous control (clock) signal.
Autoselect	Read mode for obtaining manufacturer and device information as well as sector protection status.
Bank	Section of the memory array consisting of multiple consecutive sectors. A read operation in one bank, can be independent of a program or erase operation in a different bank for devices that offer simultaneous read and write feature.
Boot sector	Smaller size sectors located at the top and or bottom of Flash device address space. The smaller sector size allows for finer granularity control of erase and protection for code or parameters used to initiate system operation after power-on or reset.
Boundary	Location at the beginning or end of series of memory locations.
Burst Read	See synchronous read.
Byte	8 bits
CFI	Common Flash Interface. A Flash memory industry standard specification [JEDEC 137- A and JESD68.01] designed to allow a system to interrogate the Flash to determine its size, type and other performance parameters.
Clear	Zero (Logic Low Level)
Configuration Register	Special purpose register which must be programmed to enable synchronous read mode
Continuous Read	Synchronous method of burst read whereby the device will read continuously until it is stopped by the host, or it has reached the highest address of the memory array, after which the read address wraps around to the lowest memory array address
Erase	Returns bits of a Flash memory array to their default state of a logical One (High Level).
Erase Suspend/Erase Resume	Halts an erase operation to allow reading or programming in any sector that is not selected for erasure
BGA	Ball Grid Array package. Spansion LLC offers two variations: Fortified Ball Grid Array and Fine-pitch Ball Grid Array. See the specific package drawing or connection diagram for further details.
Linear Read	Synchronous (burst) read operation in which 8, 16, or 32 words of sequential data with or without wraparound before requiring a new initial address.
МСР	Multi-Chip Package. A method of combining integrated circuits in a single package by "stacking" multiple die of the same or different devices.
Memory Array	The programmable area of the product available for data storage.
MirrorBit™ Technology	Spansion ^{TM} trademarked technology for storing multiple bits of data in the same transistor.



Term	Definition
Page	Group of words that may be accessed more rapidly as a group than if the words were accessed individually.
Page Read	Asynchronous read operation of several words in which the first word of the group takes a longer initial access time and subsequent words in the group take less "page" access time to be read. Different words in the group are accessed by changing only the least significant address lines.
Password Protection	Sector protection method which uses a programmable password, in addition to the Persistent Protection method, for protection of sectors in the Flash memory device.
Persistent Protection	Sector protection method that uses commands and only the standard core voltage supply to control protection of sectors in the Flash memory device. This method replaces a prior technique of requiring a 12V supply to control the protection method.
Program	Stores data into a Flash memory by selectively clearing bits of the memory array in order to leave a data pattern of "ones" and "zeros".
Program Suspend/Program Resume	Halts a programming operation to read data from any location that is not selected for programming or erase.
Read	Host bus cycle that causes the Flash to output data onto the data bus.
Registers	Dynamic storage bits for holding device control information or tracking the status of an operation.
SecSi™	Secured Silicon. An area consisting of 256 bytes in which any word may be programmed once, and the entire area may be protected once from any future programming. Information in this area may be programmed at the factory or by the user. Once programmed and protected there is no way to change the secured information. This area is often used to store a software readable identification such as a serial number.
Sector Protection	Use of one or more control bits per sector to indicate whether each sector may be programmed or erased. If the Protection bit for a sector is set the embedded algorithms for program or erase will ignore program or erase commands related to that sector.
Sector	An Area of the memory array in which all bits must be erased together by an erase operation.
Simultaneous Operation	Mode of operation in which a host system may issue a program or erase command to one bank, that embedded algorithm operation may then proceed while the host immediately follows the embedded algorithm command with reading from another bank. Reading may continue concurrently in any bank other than the one executing the embedded algorithm operation.
Synchronous Operation	Operation that progresses only when a timing signal, known as a clock, transitions between logic levels (that is, at a clock edge).
$VersatileIO^{\rm \tiny IM}~(V_{\rm IO})$	Separate power supply or voltage reference signal that allows the host system to set the voltage levels that the device generates at its data outputs and the voltages tolerated at its data inputs.
Unlock Bypass	Mode that facilitates faster program times by reducing the number of command bus cycles required to issue a write operation command. In this mode the initial two "Unlock" write cycles, of the usual 4 cycle Program command, are not required – reducing all Program commands to two bus cycles while in this mode.
Word	Two contiguous bytes (16 bits) located at an even byte boundary. A double word is two contiguous words located on a two word boundary. A quad word is four contiguous words located on a four word boundary.



Term	Definition
Wraparound	Special burst read mode where the read address "wraps" or returns back to the lowest address boundary in the selected range of words, after reading the last Byte or Word in the range, e.g. for a 4 word range of 0 to 3, a read beginning at word 2 would read words in the sequence 2, 3, 0, 1.
Write	Interchangeable term for a program/erase operation where the content of a register and or memory location is being altered. The term write is often associated with "writing command cycles" to enter or exit a particular mode of operation.
Write Buffer	Multi-word area in which multiple words may be programmed as a single operation. A Write Buffer may be 16 to 32 words long and is located on a 16 or 32 word boundary respectively.
Write Buffer Programming	Method of writing multiple words, up to the maximum size of the Write Buffer, in one operation. Using Write Buffer Programming will result in ≥ 8 times faster programming time than by using single word at a time programming commands.
Write Operation Status	Allows the host system to determine the status of a program or erase operation by reading several special purpose register bits.



pSRAM Type 4 8M x 16-bit Synchronous Burst pSRAM

Features

- Process Technology: CMOS
- Organization: 8M x16 bit
- Power Supply Voltage: 1.7~2.0V
- Three State Outputs
- Supports MRS (Mode Register Set)
- MRS control MRS Pin Control
- Supports Power Saving modes Partial Array Refresh mode Internal TCSR
- Supports Driver Strength Optimization for system environment power saving
- Supports Asynchronous 4-Page Read and Asynchronous Write Operation
- Supports Synchronous Burst Read and Asynchronous Write Operation (Address Latch Type and Low ADV Type)
- Supports Synchronous Burst Read and Synchronous Burst Write Operation
- Synchronous Burst (Read/Write) Operation
 - Supports 4 word / 8 word / 16 word and Full Page(256 word) burst
 - Supports Linear Burst type & Interleave Burst type
 - Latency support: Latency 5 @ 66MHz(tCD 10ns) Latency 4 @ 54MHz(tCD 10ns)
 - Supports Burst Read Suspend in No Clock toggling
 - $-\,$ Supports Burst Write Data Masking by /UB & /LB pin control
 - $-\,$ Supports WAIT pin function for indicating data availability.
- Max. Burst Clock Frequency: 66MHz

Pin Description

Pin Name	Function	Туре	Description		
CLK	Clock		Commands are referenced to CLK		
ADV#	Address Valid		Valid Address is latched by ADV falling edge		
MRS#	Mode Register set		MRS# low enables Mode Register to be set		
CS#	Chip Select		CS# low enables the chip to be active CS# high disables the chip and puts it into standby mode		
OE#	Output Enable	Input	OE# low enables the chip to output the data		
WE#	Write Enable		WE# low enables the chip to start writing the data		
LB#	Lower Byte (I/O _{0~7})		UB# (LB#) low enables upper byte (lower byte) t		
UB#	Upper Byte (I/O _{8~15})		start operating		
A0-A22	Address 0 ~ Address 22		Valid addresses input when ADV is low Mode setting input when MRS is low		
I/00-I/015	Data Inputs / Outputs	Input/Output	Depending on UB# or LB# status, word (16-bit, UB# & LB# low) data, upper byte (8-bit, UB# low & LB# high) data or lower byte (8-bit, LB# low & UB# high) data is loaded		



Pin Name	Function	Туре	Description
V _{CC}	Voltage Source	Power	Core Power supply
V _{CCQ}	Voltage Source	Power	I/O Power supply
V _{SS}	Ground Source	GND	Core ground Source
V _{SSQ}	I/O Ground Source	GND	I/O Ground Source
WAIT#	Valid Data Indicator	Output	WAIT# indicates whether data is valid or not

Power Up Sequence

After applying V_{CC} up to minimum operating voltage (1.7V), drive CS# high first and then drive MRS# high. This gets the device into power up mode. Wait 200 µs minimum to get into the normal operation mode. During power up mode, the standby current cannot be guaranteed. To obtain stable standby current levels, at least one cycle of active operation should be implemented regardless of wait time duration. To obtain appropriate device operation, be sure to follow the proper power up sequence.

- 1. Apply power.
- 2. Maintain stable power (V_{CC} min.=1.7V) for a minimum 200 μs with CS# and MRS# high.



Timing Diagrams

Power Up




Figure II.24. Power Up Timing

Notes:

1. After V_{CC} reaches V_{CC} (Min.), wait 200 μ s with CS# and MRS# high. This puts the device into normal operation.

Standby Mode




Figure II.25. Standby Mode State Machines

The default mode after power up is Asynchronous mode (4 Page Read and Asynchronous Write). But this default mode is not 100% guaranteed, so the MRS# setting sequence is highly recommended after power up.

For entry to PAR mode, drive the MRS# pin into V_{IL} for over 0.5µs or longer (suspend period) during standby mode after the MRS# setting has been completed (A4=1, A3=0). If the MRS# pin is driven into V_{IH} during PAR mode, the device reverts to standby mode without the wake up sequence.



Functional Description

Mode	CS#	MRS#	OE#	WE#	LB#	UB#	I/O ₀₋₇	I/0 ₈₋₁₅	Power
Deselected	Н	н	х	х	х	х	High-Z	High-Z	Standby
Deselected	Н	L	х	х	х	х	High-Z	High-Z	PAR
Output Disabled	L	н	н	н	Х	х	High-Z	High-Z	Active
Outputs Disabled	L	Н	х	х	Н	н	High-Z	High-Z	Active
Lower Byte Read	L	н	L	н	L	н	D _{OUT}	High-Z	Active
Upper Byte Read	L	н	L	н	Н	L	High-Z	D _{OUT}	Active
Word Read	L	н	L	н	L	L	D _{OUT}	D _{OUT}	Active
Lower Byte Write	L	н	н	L	L	н	D _{IN}	High-Z	Active
Upper Byte Write	L	Н	н	L	Н	L	High-Z	D _{IN}	Active
Word Write	L	н	н	L	L	L	D _{IN}	D _{IN}	Active
Mode Register Set	L	L	н	L	L	L	High-Z	High-Z	Active

 Table II.7.
 Asynchronous 4 Page Read & Asynchronous Write Mode (AI5/AI4=0/0)

Legend:X = Don't care (must be low or high state).

Notes:

1. In asynchronous mode, Clock and ADV# are ignored.

2. The WAIT# pin is High-Z in asynchronous mode.



Mode	CS#	MRS#	OE#	WE#	LB#	UB#	1/0	T/0	CLK	ADV#	Power
Mode	C5#	MK5#	UE#	VVE#	LD#	UD#	I/O ₀₋₇	I/0 ₈₋₁₅			Power
Deselected	Н	н	х	Х	Х	х	High-Z	High-Z	X (note 2)	X (note 2)	Standby
Deselected	Н	L	х	х	х	х	High-Z	High-Z	X (note 2)	X (note 2)	PAR
Output Disabled	L	н	Н	Н	х	х	High-Z	High-Z	X (note 2)	н	Active
Outputs Disabled	L	н	х	х	Н	Н	High-Z	High-Z	X (note 2)	Н	Active
Read Command	L	Н	х	Н	х	х	High-Z	High-Z	L		Active
Lower Byte Read	L	Н	L	Н	L	Н	D _{OUT}	High-Z	Г	н	Active
Upper Byte Read	L	Н	L	Н	Н	L	High-Z	D _{OUT}	Г	н	Active
Word Read	L	Н	L	Н	L	L	D _{OUT}	D _{OUT}	Г	н	Active
Lower Byte Write	L	Н	Н	L	L	Н	D_{IN}	High-Z	X (note 2)		Active
Upper Byte Write	L	н	Н	L	Н	L	High-Z	D _{IN}	X (note 2)		Active
Word Write	L	н	Н	L	L	L	D_{IN}	D _{IN}	X (note 2)		Active
Mode Register Set	L	L	Н	L	L	L	High-Z	High-Z	X (note 2)		Active

Table II.8.	. Synchronous Burst Read & Asynchronous Write Mode (AI5/	/AI4=0/I)
-------------	----------------------------------------------------------	-----------

1. X must be low or high state.

2. X means "Don't care" (can be low, high or toggling).

3. WAIT# is the device output signal and does not have any affect on the mode definition. Please refer to each timing diagram for WAIT# pin function.

Mode	CS#	MRS#	OE#	WE#	LB#	UB#	I/0 ₀₋₇	I/0 ₈₋₁₅	CLK	ADV#	Power
Deselected	Н	н	X (note1)	X (note1)	X (note1)	X (note1)	High-Z	High-Z	X (note 2)	X (note 2)	Standby
Deselected	Н	L	X (note1)	X (note1)	X (note1)	X (note1)	High-Z	High-Z	X (note 2)	X (note 2)	PAR
Output Disabled	L	н	н	н	х	x	High-Z	High-Z	X (note 2)	н	Active
Outputs Disabled	L	н	X (note1)	X (note1)	Н	Н	High-Z	High-Z	X (note 2)	Н	Active
Read Command	L	Н	X (note1)	н	х	x	High-Z	High-Z		7	Active
Lower Byte Read	L	Н	L	н	L	н	D _{OUT}	High-Z	Г	Н	Active
Upper Byte Read	L	н	L	н	Н	L	High-Z	D _{OUT}	5	Н	Active
Word Read	L	н	L	н	L	L	D _{OUT}	D _{OUT}	Ţ	Н	Active
Write Command	L	н	X (note1)	L or			High-Z	High-Z	L		Active
Lower Byte Write	L	н	н	X (note1)	L	Н	D _{IN}	High-Z	7	Н	Active
Upper Byte Write	L	н	н	X (note1)	н	L	High-Z	D _{IN}	Ч	Н	Active
Word Write	L	н	Н	X (note1)	L	L	D _{IN}	D _{IN}	L	Н	Active
Mode Register Set	L	L	Н	L or	L	L	High-Z	High-Z		25	Active

Table II.9. Synchronous Burst Read & Synchronous Burst Write Mode(AI5/AI4=I/0)

Notes:

1. X must be low or high state.

2. X means "Don't care" (can be low, high or toggling).

3. WAIT# is the device output signal and does not have any affect on the mode definition. Please refer to each timing diagram for WAIT# pin function.

Mode Register Setting Operation

The device has several modes:

- Asynchronous Page Read mode
- Asynchronous Write mode
- Synchronous Burst Read mode
- Synchronous Burst Write mode
- Standby mode and Partial Array Refresh (PAR) mode.

Partial Array Refresh (PAR) mode is defined through the Mode Register Set (MRS) option. The MRS option also defines burst length, burst type, wait polarity and latency count at synchronous burst read/write mode.



Mode Register Set (MRS)

The mode register stores the data for controlling the various operation modes of the pSRAM. It programs Partial Array Refresh (PAR), burst length, burst type, latency count and various vendor specific options to make pSRAM useful for a variety of different applications. The default values of mode register are defined, therefore when the reserved address is input, the device runs at default modes.

The mode register is written by driving CS#, ADV#, WE#, UB#, LB# and MRS# to V_{IL} and driving OE# to V_{IH} during valid addressing. The mode register is divided into various fields depending on the fields of functions. The PAR field uses A0~A4, Burst Length field uses A5~A7, Burst Type uses A8, Latency Count uses A9~A11, Wait Polarity uses A13, Operation Mode uses A14~A15 and Driver Strength uses A16~A17.

Refer to the Table below for detailed Mode Register Settings. A18~A22 addresses are "Don't care" in the Mode Register Setting.

Table II.I0.	Mode Register Setting According to Field of Function
--------------	------------------------------------------------------

Address	A17-A16	A15-A14	A13	A12	A11-A19	A8	A7-A5	A4-A3	A2	A1-A0
Function	DS	MS	WP	RFU	Latency	BT	BL	PAR	PARA	PARS

Note: DS (Driver Strength), MS (Mode Select), WP (Wait Polarity), Latency (Latency Count), BT (Burst Type), BL (Burst Length), PAR (Partial Array Refresh), PARA (Partial Array Refresh Array), PARS (Partial Array Refresh Size), RFU (Reserved for Future Use).

	Driv	er Strength	Mode Select					
AI7	Al6	DS	AI5	MS				
0	0	Full Drive (note 1)	0	0	Async. 4 Page Read / Async. Write (note 1)			
0	1	1/2 Drive	0	1	Sync. Burst Read / Async. Write			
1	0	1/4 Drive	1	0	Sync. Burst Read / Sync. Burst Write			

Table II.II. Mode Register Set

WA	IT# Polarity	I	RFU		Late	ency C	Count	Burst Type		Burst Length		rst Length	
AI3	WP	Al2	RFU	All	AI0	A 9	Latency	A 8	ВТ	A7	A6	A5	BL
0	Low Enable (note 1)	0	Must (note 1)	0	0	0	3	0	Linear (note 1)	0	1	0	4 word
1	High Enable	1	_	0	0	1	4	1	Interleave	0	1	1	8 word
				0	1	0	5			1	0	0	16 word (note 1)
				0	1	1	6			1	1	1	Full (256 word)



Par	Partial Array Refresh			PAR Array	PAR Size			
A4	A 3	PAR	A2	PARA	AI	A 0	PARS	
1	0	PAR Enable	0	Bottom Array (note 1)	0	0	Full Array (note 1)	
1	1	PAR Disable (note 1)	1	Top Array	0	1	3/4 Array	
					1	0	1/2 Array	
					1	1	1/4 Array	


Default mode. The address bits other than those listed in the table above are reserved. For example, Burst Length address bits(A7:A6:A5) have 4 sets of reserved bits like 0:0:0, 0:0:1, 1:0:1 and 1:1:0. If the reserved address bits are input, then the mode will be set to the default mode. Each field has its own default mode, but this default mode is not 100% guaranteed, so the MRS setting sequence is highly recommended after power up. A12 is a reserved bit for future use. A12 must be set as "0". Not all the mode settings are tested. Per the mode settings to be tested, please contact Spansion. The 256 word Full page burst mode needs to meet t_{BC}(Burst Cycle time) parameter as max. 2500ns.

MRS Pin Control Type Mode Register Setting Timing

In this device, the MRS pin is used for two purposes. One is to get into the mode register setting and the other is to execute Partial Array Refresh mode.

To get into the Mode Register Setting, the system must drive the MRS# pin to V_{IL} and immediately (within 0.5µs) issue a write command (drive CS#, ADV#, UB#, LB# and WE# to V_{IL} and drive OE# to V_{IH} during valid address). If the subsequent write command (WE# signal input) is not issued within 0.5µs, then the device may get into the PAR mode.





(MRS SETTING TIMING) 1. Clock input is ignored.

Figure II.26.	Mode Register	Setting Timing	(OE# = V)
1 igui e 11.20.	Floue Register	Secting Timing	

 Table II.I2.
 MRS AC Characteristics

			Spe	eed	
Parameter List		Symbol	Min	Max	Units
MRS	MRS# Enable to Register Write Start	t _{MW}	0	500	ns
MKS	End of Write to MRS# Disable	t _{WU}	0	—	ns

Note: V_{CC}=1.7~2.0V, T_A=-40 to 85°C, Maximum Main Clock Frequency=66MHz



Asynchronous Operation

Asynchronous 4 Page Read Operation

Asynchronous normal read operation starts when CS#, OE# and UB# or LB# are driven to V_{IL} under the valid address without toggling page addresses (A0, A1). If the page addresses (A0, A1) are toggled under the other valid address, the first data will be out with the normal read cycle time (tRC) and the second, the third and the fourth data will be out with the page cycle time (tPC). (MRS# and WE# should be driven to V_{IH} during the asynchronous (page) read operation) Clock, ADV#, WAIT# signals are ignored during the asynchronous (page) read operation.

Asynchronous Write Operation

Asynchronous write operation starts when CS#, WE# and UB# or LB# are driven to V_{IL} under the valid address. MRS# and OE# should be driven to V_{IH} during the asynchronous write operation. Clock, ADV#, WAIT# signals are ignored during the asynchronous (page) read operation.

Asynchronous Write Operation in Synchronous Mode

A write operation starts when CS#, WE# and UB# or LB# are driven to V_{IL} under the valid address. Clock input does not have any affect to the write operation (MRS# and OE# should be driven to V_{IH} during write operation. ADV# can be either toggling for address latch or held in V_{IL}). Clock, ADV#, WAIT# signals are ignored during the asynchronous (page) read operation.




Figure II.28. Asynchronous Write



Synchronous Burst Operation

Burst mode operations enable the system to get high performance read and write operation. The address to be accessed is latched on the rising edge of clock or ADV# (whichever occurs first). CS# should be setup before the address latch. During this first clock rising edge, WE# indicates whether the operation is going to be a Read (WE# High) or a Write (WE# Low).

For the optimized Burst Mode of each system, the system should determine how many clock cycles are required for the first data of each burst access (Latency Count), how many words the device outputs during an access (Burst Length) and which type of burst operation (Burst Type: Linear or Interleave) is needed. The Wait Polarity should also be determined (See Table 11.11).

Synchronous Burst Read Operation

The Synchronous Burst Read command is implemented when the clock rising is detected during the ADV# low pulse. ADV# and CS# should be set up before the clock rising. During the Read command, WE# should be held in V_{IH}. The multiple clock risings (during the low ADV# period) are allowed, but the burst operation starts from the first clock rising. The first data will be out with Latency count and t_{CD} .

Synchronous Burst Write Operation

The Synchronous Burst Write command is implemented when the clock rising is detected during the ADV# and WE# low pulse. ADV#, WE# and CS# should be set up before the clock rising. The multiple clock risings (during the low ADV# period) are allowed but, the burst operation starts from the first clock rising. The first data will be written in the Latency clock with t_{DS} .





Figure II.29. Synchronous Burst Read

Note: Latency 5, BL 4, WP: Low Enable





Note: Latency 5, BL 4, WP: Low Enable

Synchronous Burst Operation Terminology

Clock (CLK)

The clock input is used as the reference for synchronous burst read and write operation of the pSRAM. The synchronous burst read and write operations are synchronized to the rising edge of the clock. The clock transitions must swing between V_{IL} and $V_{IH}.$

Latency Count

The Latency Count configuration tells the device how many clocks must elapse from the burst command before the first data should be available on its data pins. This value depends on the input clock frequency. Table 11.13 shows the supported Latency Count.


Table II.I3.	Latency Count Support
--------------	-----------------------

Clock Frequency	Up to 66 MHz	Up to 54 MHz	Up to 40 MHz
Latency Count	5	4	3

Table II.I4.	Number of CLocks for 1st Data

Set Latency	Latency 3	Latency 4	Latency 5
# of Clocks for 1st data (Read)	4	5	6
# of Clocks for 1st data (Write)	2	3	4





Note: The first data will always keep the Latency. From the second data on, some period of wait time may be caused by WAIT# pin.

Burst Length

Burst Length identifies how many data the device outputs during an access. The device supports 4 word, 8 word, 16 word and 256 word burst read or write. 256 word Full page burst mode needs to meet t_{BC} (Burst Cycle time) parameter as 2500ns max.

The first data will be output with the set Latency + t_{CD} . From the second data on, the data will be output with t_{CD} from each clock.

Burst Stop

Burst stop is used when the system wants to stop burst operation on purpose. If driving CS# to V_{IH} during the burst read operation, the burst operation is stopped. During the burst read operation, the new burst operation cannot be issued. The new burst operation can be issued only after the previous burst operation is finished.

The burst stop feature is very useful because it enables the user to utilize the unsupported burst length such as 1 burst or 2 burst, used mostly in the mobile handset application environment.

Synchronous Burst Operation Terminology


Wait Control (WAIT#)

The WAIT# signal is the device's output signal that indicates to the host system when it's data-out or data-in is valid.

To be compatible with the Flash interfaces of various microprocessor types, the WAIT# polarity (WP) can be configured. The polarity can be programmed to be either low enable or high enable.

For the timing of WAIT# signal, the WAIT# signal should be set active one clock prior to the data regardless of Read or Write cycle.





Note: LATENCY: 5, Burst Length: 4, WP: Low Enable

Burst Type

The device supports Linear type burst sequence and Interleave type burst sequence. Linear type burst sequentially increments the burst address from the starting address. The detailed Linear and Interleave type burst address sequence is shown in Table 11.15.

				Burst Addre	ess Sequence (Decim	al)							
Start Address		Wrap (note 1)											
	4 wo	rd Burst	8 word Burst		16 woi	Full Page(256 word)							
	Linear	Interleave	Linear	Interleave	Linear	Interleave	Linear						
0	0-1-2-3	0-1-2-3	0-15-6-7	0-1-26-7	0-1-214-15	0-1-2-3-414-15	0-1-2254-255						
1	1-2-3-0	1-0-3-2	1-26-7-0	1-0-37-6	1-2-315-0	1-0-3-2-515-14	1-2-3255-0						
2	2-3-0-1	2-3-0-1	2-37-0-1	2-3-04-5	2-3-40-1	2-3-0-1-612-13	2-3-4255-0-1						
3	3-0-1-2	3-2-1-0	3-40-1-2	3-2-15-4	3-4-51-2	3-2-1-0-713-12	3-4-5255-0-1-2						
4			4-51-2-3	4-5-62-3	4-5-62-3	4-5-6-7-010-11	4-5-6255-0-1-2-3						
5			5-62-3-4	5-4-73-2	5-6-73-4	5-4-7-6-111-10	5-6-72553-4						
6			6-73-4-5	6-7-40-1	6-7-84-5	6-7-4-5-28-9	6-7-82554-5						
7			7-04-5-6	7-6-51-0	7-8-95-6	7-6-5-4-39-8	7-8-92555-6						
~					~	~	~						
14					14-15-012-13	14-15-120-1	14-1525512-13						
15					15-0-113-14	15-14-131-0	15-1625513-14						
~							~						
255							255-0-1253-254						



Low Power Features

Internal TCSR

The internal Temperature Compensated Self Refresh (TCSR) feature is a very useful tool for reducing standby current at room temperature (below 40°C). DRAM cells have weak refresh characteristics in higher temperatures. High temperatures require more refresh cycles, which can lead to standby current increase.

Without the internal TCSR, the refresh cycle should be set at worst condition so as to cover the high temperature (85°C) refresh characteristics. But with internal TCSR, a refresh cycle below 40°C can be optimized, so the standby current at room temperature can be greatly reduced. This feature is beneficial since most mobile phones are used at or below 40°C in the phone standby mode.




Figure II.33. PAR Mode Execution and Exit

Power Mode	Address (Bottom Array) (note 2)	Address (Top Array) (note 2)	Memory Cell Data	Standby Current (µA, Max)	Wait Time (µs)	
Standby (Full Array)	000000h ~ 7FFFFFh	000000h ~ 7FFFFFh		200		
Partial Refresh(3/4 Block)	000000h ~ 5FFFFFh	200000h ~ 7FFFFFh	Valid (pate 1)	170	0	
Partial Refresh(1/2 Block)	000000h ~ 3FFFFFh	400000h ~ 7FFFFFh	Valid (note 1)	150	0	
Partial Refresh(1/4 Block)	000000h ~ 1FFFFFh	600000h ~ 7FFFFFh		140		

Notes:

1. Only the data in the refreshed block are valid.

2. The PAR Array can be selected through Mode Register Set (see "Mode Register Setting Operation" on page 103).

Driver Strength Optimization

The optimization of output driver strength is possible through the mode register setting to adjust for the different data loadings. Through this driver strength optimization, the device can minimize the noise generated on the data bus during read operation. The device supports full drive, 1/2 drive and 1/4 drive.

Partial Array Refresh (PAR) mode

The PAR mode enables the user to specify the active memory array size. The pSRAM consists of 4 blocks and the user can select 1 block, 2 blocks, 3 blocks or all blocks as active memory arrays through the Mode Register Setting. The active memory array is periodically refreshed whereas the disabled array is not refreshed, so the previously stored data is lost. Even though PAR mode is enabled through the Mode Register Setting, PAR mode execution by the MRS# pin is still needed. The normal operation can be executed even in refresh-disabled array as long as the MRS# pin is not driven to the Low condition for over 0.5μ s. Driving the MRS# pin to the High condition puts the device back to the normal operation



mode from the PAR executed mode. Refer to Figure 11.33 and Table 11.16 for PAR operation and PAR address mapping.

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Voltage on any pin relative to V_{SS}	V_{IN} , V_{OUT}	-0.2 to V _{CC} +0.3V	V
Power supply voltage relative to V_{SS}	V _{CC}	-0.2 to 2.5V	V
Power Dissipation	PD	1.0	W
Storage temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	-40 to 85	°C

Notes:

1. Stresses greater than those listed under "Absolute Maximum Ratings" section may cause permanent damage to the device. Functional operation should be restricted to use under recommended operating conditions only. Exposure to absolute maximum rating conditions longer than one second may affect reliability.

DC Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
V _{CC}	Power Supply Voltage	1.7	1.85	2.0	
V _{SS}	Ground	0	0	0	V
V _{IH}	Input High Voltage	0.8 x V _{CC}	_	V _{CC} + 0.2 (note 2)	v
V_{IL}	Input Low Voltage	-0.2 (note 3)		0.4	

Notes:

- 1. TA=-40 to 85°C, unless otherwise specified.
- 2. Overshoot: V_{CC} +1.0V in case of pulse width \leq 20ns.
- 3. Undershoot: -1.0V in case of pulse width \leq 20ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

Capacitance (Ta = 25°C, f = I MHz)

Symbol	Parameter	Test Condition Min		Max	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	_	8	pF
C _{IO}	Input/Output Capacitance	$V_{OUT} = 0V$	-	10	pF

Note: This parameter is sampled periodically and is not 100% tested.



DC and **Operating Characteristics**

Common

Item	Symbol	Test Conditions	Min	Тур	Мах	Unit		
Input Leakage Current	ILI	$V_{IN}=V_{SS}$ to V_{CC}			-1	_	1	μA
Output Leakage Current	I _{LO}	$CS\#=V_{IH}$, MRS $\#=V_{IH}$, OE $\#=V_{IH}$ or WE $\#=V_{IL}$, V _{IO} =V _{SS}	; to V _{CC}	-1	_	1	μA
Average Operating Current	I _{CC2}	Cycle time=t_{RC}+3t_{PC}, I_{IO} =0mA, 100% duty, V_{IN} =V_{IL} or V_{IH}	_	_	40	mA		
Output Low Voltage	V _{OL}	I _{OL} =0.1mA	_	_	0.2	V		
Output High Voltage	V _{OH}	I _{OH} =-0.1mA				_	_	V
Chandles Comment (CMOC)	Ŧ	$CS# \ge V_{CC}$ -0.2V, MRS# $\ge V_{CC}$ -0.2V, Other	< 40°C		_	_	TBD	μA
Standby Current (CMOS)	I _{SB1}	inputs = V_{SS} to V_{CC}	< 85°C		_	_	200	μA
			< 40°C	3/4 Block	-	—	TBD	
				1/2 Block	_	_	TBD	μA
	I _{SBP}	MRS# $\leq 0.2V$, CS# $\geq V_{CC}$ -0.2V Other inputs =		1/4 Block	_	_	TBD	
Partial Refresh Current		V_{SS} to V_{CC}		3/4 Block		_	170	
			< 85°C	1/2 Block	-	—	150	μA
				1/4 Block	_	-	140	

Notes:

1. Full Array Partial Refresh Current (I_{SBP}) is same as Standby Current (I_{SB1}).



AC Operating Conditions

Test Conditions (Test Load and Test Input/Output Reference)

- Input pulse level: 0.2 to V_{CC} -0.2V
- Input rising and falling time: 3ns
- Input and output reference voltage: 0.5 x V_{CC}
- Output load (See Figure 11.34): CL=50pF




Figure II.34. Output Load



Asynchronous AC Characteristics

(V_{CC}=1.7~2.0V, TA=-40 to 85 °C)

Course of			Sp	Speed Bins			
Symbol		Parameter	Min	Max	Unit		
	t _{RC}	Read Cycle Time	70	_	ns		
	t _{PC}	Page Read Cycle Time	25	—	ns		
	t _{AA}	Address Access Time	-	70	ns		
	t _{PA}	Page Access Time	-	20	ns		
	t _{CO}	Chip Select to Output	-	70	ns		
	t _{OE}	Output Enable to Valid Output	-	35	ns		
ad	t _{BA}	UB#, LB# Access Time	-	35	ns		
Read	t _{LZ}	Chip Select to Low-Z Output	10	_	ns		
	t _{BLZ}	UB#, LB# Enable to Low-Z Output	5	_	ns		
	t _{OLZ}	Output Enable to Low-Z Output	5	_	ns		
	t _{CHZ}	Chip Disable to High-Z Output	0	7	ns		
	t _{BHZ}	UB#, LB# Disable to High-Z Output	0	7	ns		
	t _{OHZ}	Output Disable to High-Z Output	0	7	ns		
	t _{OH}	Output Hold	3	_	ns		
	t _{WC}	Write Cycle Time	70	_	ns		
	t _{CW}	Chip Select to End of Write	60	_	ns		
	t _{ADV}	ADV# Minimum Low Pulse Width	7	_	ns		
	t _{AS}	Address Set-up Time to Beginning of Write	0	_	ns		
	t _{AS(A)}	Address Set-up Time to ADV# Falling	0	_	ns		
	t _{AH(A)}	Address Hold Time from ADV# Rising	7	_	ns		
	t _{CSS(A)}	CS# Setup Time to ADV# Rising	10	_	ns		
Write	t _{AW}	Address Valid to End of Write	60	_	ns		
>	t _{BW}	UB#, LB# Valid to End of Write	60	_	ns		
	t _{WP}	Write Pulse Width	55 (Note 1)	_	ns		
	t _{WHP}	WE# High Pulse Width	5 ns	Latency-1 clock	_		
	t _{WR}	Write Recovery Time	0	_	ns		
	t _{WLRL}	WE# Low to Read Latency	1	_	clock		
	t _{DW}	Data to Write Time Overlap	30	_	ns		
	t _{DH}	Data Hold from Write Time	0	—	ns		

Notes:



Timing Diagrams

Asynchronous Read Timing Waveform

MRS# = V_{IH} , WE# = V_{IH} , WAIT# = High-Z




Figure II.35. Timing Waveform Of Asynchronous Read Cycle

- 1. t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, t_{CHZ(Max.)} is less than t_{LZ(Min.)} both for a given device and from device to device interconnection.
- 3. In asynchronous read cycle, Clock, ADV# and WAIT# signals are ignored.

	Speed				Spe	eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{RC}	70	_		t _{OLZ}	5	_	
t _{AA}	_	70		t _{BLZ}	5	_	ns
t _{CO}	_	70		t _{LZ}	10	_	
t _{BA}	_	35	ns -	t _{CHZ}	0	7	
t _{OE}	_	35		t _{BHZ}	0	7	
t _{OH}	3	_		t _{OHZ}	0	7	

Table II.I7. Asynchronous Read AC Characteristics

Page Read

 $MRS\# = V_{IH}, WE\# = V_{IH}, WAIT\# = High-Z$




Figure 11.30. Tilling Wavelorin Of Fage Read

- 1. t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- At any given temperature and voltage condition, t_{CHZ(Max.)} is less than t_{LZ(Min.)} both for a given device and from device to device interconnection.
- 3. In asynchronous 4 page read cycle, Clock, ADV# and WAIT# signals are ignored.

	Speed				Sp		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{RC}	70	_		t _{OH}	3	—	
t _{AA}	—	70		t _{OLZ}	5	—	
t _{PC}	25	_		t _{BLZ}	5	—	
t _{PA}	—	20	ns	t _{LZ}	10	—	ns
t _{CO}	—	70		t _{CHZ}	0	7	
t _{BA}	—	35	1	t _{BHZ}	0	7	1
t _{OE}	-	35		t _{OHZ}	0	7	

Table II.18. Asynchronous Page Read AC Characteristics






Figure II.37. Timing Waveform Of Write Cycle

- 1. A write occurs during the overlap (t_{WP}) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from the CS# going low to the end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.

Asynchronous Write Timing Waveform


- 4. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with CS# or WE# going high.
- 5. In asynchronous write cycle, Clock, ADV# and WAIT# signals are ignored.

	Spe			Spe			
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{WC}	70	_		t _{AS}	0	—	
t _{CW}	60	—		t _{WR}	0	—	
t _{AW}	60	_	ns	t _{DW}	30	_	ns
t _{BW}	60	_		t _{DH}	0	_	
t _{WP}	55 (note 1)	_					

 Table II.19.
 Asynchronous Write AC Characteristics

Notes:





Notes:

- 1. A write occurs during the overlap (t_{WP}) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.
- 2. $t_{\rm CW}$ is measured from the CS# going low to the end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with CS# or WE# going high.
- 5. In asynchronous write cycle, Clock, ADV# and WAIT# signals are ignored.

Table II.20. Asynchronous Write AC Characteristics (UB# & LB# Controlled)

	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{WC}	70	—		t _{AS}	0	_	
t _{CW}	60	-		t _{WR}	0	_	
t _{AW}	60	—	ns	t _{DW}	30	—	ns
t _{BW}	60	-		t _{DH}	0	_	
t _{WP}	55 (note 1)	_	-				

Notes:






Figure II.39. Timing Waveform Of Write Cycle (Address Latch Type)

- A write occurs during the overlap (t_{WP}) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for word operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{AW} is measured from the address valid to the end of write. In this address latch type write timing, t_{WC} is same as t_{AW} .
- 3. t_{CW} is measured from the CS# going low to the end of write.
- 4. t_{BW} is measured from the UB# and LB# going low to the end of write.
- 5. Clock input does not have any affect to the write operation if the parameter t_{WLRL} is met.

	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{ADV}	7	-		t _{BW}	60	—	nc
t _{AS(A)}	0	-		t _{WP}	55 (note 2)	_	ns
t _{AH(A)}	7	—	nc	t _{WLRL}	1	-	clock
t _{CSS(A)}	10	—	ns	t _{AS}	0	—	
t _{CW}	60	—		t _{DW}	30	—	ns
t _{AW}	60	-		t _{DH}	0	_	

 Table II.2I.
 Asynchronous Write in Synchronous Mode AC Characteristics

Notes:

1. Address Latch Type, WE# Controlled.



Asynchronous Write Timing Waveform in Synchronous Mode Write Cycle (Low ADV# Type)

MRS# = V_{IH} , OE# = V_{IH} , WAIT# = High-Z, WE# Controlled




Figure II.40. Timing Waveform Of Write Cycle (Low ADV# Type)

Notes:

- 1. Low ADV# type write cycle WE# Controlled.
- 2. A write occurs during the overlap (t_{WP}) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.
- 3. t_{CW} is measured from the CS# going low to the end of write.
- 4. *t*_{AS} is measured from the address valid to the beginning of write.
- 5. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with CS# or WE# going high.
- 6. Clock input does not have any affect to the write operation if the parameter t_{WLRL} is met.


Table II.22. Asynchronous Write in Synchronous Mode AC Characteristics

	Spe	Speed			Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{WC}	70	_		t _{WLRL}	1	_	clock
t_{CW}	60	-		t _{AS}	0	_	_
t _{AW}	60	_	ns	t _{WR}	0	—	
t _{BW}	60	—		t _{DW}	30	—	ns
t _{WP}	55 (note 2)	_		t _{DH}	0	—	

Notes:

1. Low ADV# Type, WE# Controlled.








- 1. Low ADV# type write cycle UB# and LB# Controlled.
- 2. A write occurs during the overlap (t_{WP}) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.
- 3. t_{CW} is measured from the CS# going low to the end of write.
- 4. t_{AS} is measured from the address valid to the beginning of write.
- 5. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with CS# or WE# going high.
- 6. Clock input does not have any affect to the write operation if the parameter t_{WLRL} is met.

Table II.23. Asynchronous Write in Synchronous Mode AC Characteristics

	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{WC}	70	_		t _{WLRL}	1	—	clock
t _{CW}	60	—		t _{AS}	0	—	
t _{AW}	60	—	ns	t _{WR}	0	—	
t _{BW}	60	_		t _{DW}	30	—	ns
t _{WP}	55 (note 2)	_		t _{DH}	0	_	

- 1. Low ADV# type multiple write, UB#, LB# controlled.
- 2. $t_{WP(min)} = 70ns$ for continuous write operation over 50 times.





- 1. Low ADV# type multiple write cycle.
- 2. A write occurs during the overlap (t_{WP}) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.
- 3. t_{CW} is measured from the CS# going low to the end of write.
- 4. t_{AS} is measured from the address valid to the beginning of write.
- 5. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with CS# or WE# going high.
- 6. Clock input does not have any affect on the asynchronous multiple write operation if t_{WHP} is shorter than the (Read Latency 1) clock duration.
- 7. $t_{WP(min)} = 70$ ns for continuous write operation over 50 times.



Table II.24.	Asynchronous Write in Sy	nchronous Mode AC Characteristics
--------------	--------------------------	-----------------------------------

Cumhal	Speed			Sumbal	Spe	Units	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{wc}	70	-		t _{WHP}	5ns	Latency-1 clock	—
t _{CW}	60	_		t _{AS}	0	—	
t _{AW}	60	—	ns	t _{WR}	0	—	
t _{BW}	60	—		t _{DW}	30	—	ns
t _{WP}	55 (note 2)	_		t _{DH}	0	_	

1. Low ADV# type multiple write, WE# Controlled.



AC Operating Conditions

Test Conditions (Test Load and Test Input/Output Reference)

- Input pulse level: 0.2 to V_{CC}-0.2V
- Input rising and falling time: 3ns
- Input and output reference voltage: 0.5 x V_{CC}
- Output load (See Figure 11.34): CL = 30pF




Figure II.43. AC Output Load Circuit




			Spe	eed	
	Parameter List	Symbol	Min	Max	Units
	Clock Cycle Time	т	15	200	
	Burst Cycle Time	t _{BC}	_	2500	
	Address Set-up Time to ADV# Falling (Burst)	t _{AS(B)}	0	_	
	Address Hold Time from ADV# Rising (Burst)	t _{AH(B)}	7	_	
	ADV# Setup Time	t _{ADVS}	5	_	
	ADV# Hold Time	t _{ADVH}	7	-	
	CS# Setup Time to Clock Rising (Burst)	t _{CSS(B)}	5	_	
Burst Operation (Common)	Burst End to New ADV# Falling	t _{BEADV}	7	—	
	Burst Stop to New ADV# Falling	t _{BSADV}	12	-	ns
	CS# Low Hold Time from Clock	t _{CSLH}	7	—	
	CS# High Pulse Width	t _{CSHP}	55	—	
	ADV# High Pulse Width	t _{ADHP}	_	—	
	Chip Select to WAIT# Low	t _{WL}	_	10	
	ADV# Falling to WAIT# Low	t _{AWL}	_	10	
	Clock to WAIT# High	t _{WH}	_	12	
	Chip De-select to WAIT# High-Z	t _{WZ}	_	7	
	UB#, LB# Enable to End of Latency Clock	t _{BEL}	1	_	clock
	Output Enable to End of Latency Clock	t _{OEL}	1	_	clock
	UB#, LB# Valid to Low-Z Output	t _{BLZ}	5	_	
	Output Enable to Low-Z Output	t _{OLZ}	5	_	
Burst Read Operation	Latency Clock Rising Edge to Data Output	t _{CD}	_	10	
	Output Hold	t _{ОН}	3	_	ns
	Burst End Clock to Output High-Z	t _{HZ}	_	10	115
	Chip De-select to Output High-Z	t _{CHZ}	_	7	
	Output Disable to Output High-Z	t _{OHZ}	_	7	
	UB#, LB# Disable to Output High-Z	t _{BHZ}	_	7	
	WE# Set-up Time to Command Clock	t _{WES}	5	-	
	WE# Hold Time from Command Clock	t _{WEH}	5	-	
	WE# High Pulse Width	t _{WHP}	5	_	
	UB#, LB# Set-up Time to Clock	t _{BS}	5	-	
Burst Write Operation	UB#, LB# Hold Time from Clock	t _{BH}	5	_	ns
	Byte Masking Set-up Time to Clock	t _{BMS}	7	_	
	Byte Masking Hold Time from Clock	t _{BMH}	7	_	
	Data Set-up Time to Clock	t _{DS}	5	_	
	Data Hold Time from Clock	t _{DHC}	3	_	

Table II.25. Synchronous AC Characteristics

Note: ($V_{CC} = 1.7 \sim 2.0V$, TA=-40 to 85 °C, Maximum Main Clock Frequency = 66MHz.





Synchronous Burst Operation Timing Waveform

Latency = 5, Burst Length = 4 (MRS# = V_{IH})

Figure II.44. Timing Waveform Of Basic Burst Operation

	Speed			Speed		eed	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
Т	15	200		t _{AS(B)}	0	_	
t _{BC}	—	2500		t _{AH(B)}	7	_	20
t _{ADVS}	5	-	ns	t _{CSS(B)}	5	-	ns
t _{ADVH}	7			t _{BEADV}	7	-	


Table II.26. Burst Operation AC Characteristics



Synchronous Burst Read Timing Waveform

Read Timings

Latency = 5, Burst Length = 4, WP = Low enable (WE# = V_{IH} , MRS# = V_{IH}). CS# Toggling Consecutive Burst Read



- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t_{BEADV} should be met.
- 2. /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge).
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time (t_{BC}) should not be over 2.5 μ s.



	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{CSHP}	5	_	ns	t _{OHZ}	—	7	
t _{BEL}	1	_	clock	t _{BHZ}	—	7	
t _{OEL}	1	-	CIUCK	t _{CD}	—	10	
t _{BLZ}	5	_		t _{OH}	3	_	ns
t _{OLZ}	5	_		t _{WL}	—	10	
t _{HZ}	_	10	ns	t _{WH}	—	12	
t _{CHZ}	_	7		t _{WZ}	-	7	1

Table II.27. Burst Read AC Characteristics

Latency = 5, Burst Length = 4, WP = Low enable (WE# = V_{IH}, MRS# = V_{IH}). CS# Low Holding Consecutive Burst Read





Figure II.46. Timing Waveform of Burst Read Cycle (2)

- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t_{BEADV} should be met.
- 2. /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge).
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. The consecutive multiple burst read operation with holding CS# low is possible only through issuing a new ADV# and address.
- 5. Burst Cycle Time (t_{BC}) should not be over 2.5 μ s.

	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{BEL}	1	—	dodi	t _{CD}	—	10	
t _{OEL}	1	—	- clock	t _{OH}	3	—	
t _{BLZ}	5	—		t _{WL}	—	10	ns
t _{OLZ}	5	—	ns	t _{AWL}	_	10	
t _{HZ}	—	10]	t _{WH}	_	12	

Table II.28. Burst Read AC Characteristics

Latency = 5, Burst Length = 4, WP = Low enable (WE# = V_{IH} , MRS# = V_{IH}). Last data sustaining





Notes:

 /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge).

- 2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 3. Burst Cycle Time (t_{BC}) should not be over 2.5 μ s.




	Speed			Speed			
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{BEL}	1	—	dock	t _{CD}	—	10	
t _{OEL}	1	_	clock	t _{OH}	3	_	
t _{BLZ}	5	—	20	t _{WL}	—	10	ns
t _{OLZ}	5	_	ns	t _{AWL}	—	12	

Table II.29. Burst Read AC Characteristics



Write Timings

Latency = 5, Burst Length = 4, WP = Low enable (OE# = V_{IH} , MRS# = V_{IH}). CS# Toggling Consecutive Burst Write



- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t_{BEADV} should be met.
- 2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 3. /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge)
- 4. D2 is masked by UB# and LB#.
- 5. Burst Cycle Time (t_{BC}) should not be over 2.5 μ s.



	Speed				Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{CSHP}	5	—		t _{WHP}	5	—	
t _{BS}	5	—		t _{DS}	5	_	
t _{BH}	5	—		t _{DHC}	3	_	
t _{BMS}	7	—	ns	t _{WL}	—	10	ns
t _{BMH}	7	—		t _{WH}	—	12	
t _{WES}	5	—		t _{WZ}	—	7	
t _{WEH}	5	—					

Table II.30. Burst Write AC Characteristics



Latency = 5, Burst Length = 4, WP = Low enable (OE# = V_{IH} , MRS# = V_{IH}). CS# Low Holding Consecutive Burst Write




Figure II.49. Timing Waveform of Burst Write Cycle (2)

Notes:

SPANSION

- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t_{BEADV} should be met.
- 2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 3. /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge)
- 4. D2 is masked by UB# and LB#.
- 5. The consecutive multiple burst read operation with holding CS# low is possible only through issuing a new ADV# and address.
- 6. Burst Cycle Time (t_{BC}) should not be over 2.5 μ s.

Complexel	Sp	Speed			Sp	eed			
Symbol	Min	Max	Units	Symbol	Min	Max	Units		
t _{BS}	5	-		t _{WHP}	5	_			
t _{BH}	5	_	-	t _{DS}	5	-			
t _{BMS}	7	_		t _{DHC}	3	_			
t _{вмн}	7	-	ns	t _{WL}	-	10	ns		
t _{WES}	5	_	-	t _{AWL}	—	10			
t _{WEH}	5	_		t _{WH}	_	12			

Table II.3I. Burst Write AC Characteristics





Latency = 5, Burst Length = 4, WP = Low enable (WE#= V_{IH} , MRS# = V_{IH}).




Figure II.50. Timing Waveform of Burst Read Stop by CS#

- 1. The new burst operation can be issued only after the previous burst operation is finished.
- 2. /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. The burst stop operation should not be repeated for over 2.5µs.

	Speed		11		Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{BSADV}	12	-		t _{CD}	_	10	
t _{CSLH}	7	-	ns	t _{OH}	3	-	
t _{CSHP}	5	_		t _{CHZ}	—	7	
t _{BEL}	1	—	clock	t _{WL}	—	10	ns
t _{OEL}	1	_	CIUCK	t _{WH}	—	12	
t _{BLZ}	5	_		t _{WZ}	_	7	
t _{OLZ}	5	_	ns				



Synchronous Burst Write Stop Timing Waveform

Latency = 5, Burst Length = 4, WP = Low enable ($OE\# = V_{IH}$, $MRS\# = V_{IH}$).




Figure II.5I. Timing Waveform of Burst Write Stop by CS#


- 1. The new burst operation can be issued only after the previous burst operation is finished.
- 2. /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. The burst stop operation should not be repeated for over 2.5µs.

Gumbal	Speed		Unite		Speed		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{BSADV}	12	-		t _{WHP}	5	_	
t _{CSLH}	7	_		t _{DS}	5	_	ns
t _{CSHP}	5	—		t _{DHC}	3	_	
t _{BS}	5	—	ns	t _{WL}	_	10	
t _{BH}	5	—		t _{WH}	_	12	
t _{WES}	5	_		t _{WZ}	_	7	
t _{WEH}	5	_					



Synchronous Burst Read Suspend Timing Waveform

Latency = 5, Burst Length = 4, WP = Low enable (WE#= V_{IH} , MRS# = V_{IH}).



- 1. If the clock input is halted during burst read operation, the data output will be suspended. During the burst read suspend period, OE# high drives data output to high-Z. If the clock input is resumed, the suspended data will be output first.
- /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge)
- 3. During the suspend period, OE# high drives DQ to High-Z and OE# low drives DQ to Low-Z. If OE# stays low during suspend period, the previous data will be sustained.
- 4. Burst Cycle Time (t_{BC}) should not be over 2.5 μ s.

Table II.34.	Burst Read Su	spend AC	Characteristics
--------------	---------------	----------	-----------------

Gumbal	Speed		Unite	Gumbal	Spe	Units	
Symbol	Min	Max	Units	Symbol	Min	Max	Units
t _{BEL}	1	—	clock	t _{HZ}	-	10	
t _{OEL}	1	—		t _{OHZ}	-	7	
t _{BLZ}	5	—		t _{WL}	-	10	
t _{OLZ}	5	—		t _{WH}	-	12	ns
t _{CD}	-	10	ns	t _{WZ}	_	7	
t _{OH}	3	_]				



Transition Timing Waveform Between Read And Write

Latency = 5, Burst Length = 4, WP = Low enable (MRS# = V_{IH}).




Figure II.53. Synchronous Burst Read to Asynchronous Write (Address Latch Type)

Notes:

- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t_{BEADV} should be met.
- /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time (t_{BC}) should not be over 2.5 μ s.

Table II.35.	Burst Read to	Asynchronous	Write (Address	Latch Type)	AC Characteristics
--------------	---------------	--------------	----------------	-------------	---------------------------

Symbol	Sp	eed	– Units Syn	Unite	Unite	Units Symbol	Spe	Units
Symbol	Min	Max		Symbol	Min	Max	Units	
t _{BEADV}	7	—	ns	t _{WLRL}	1	_	clock	

Latency = 5, Burst Length = 4 (MRS# = V_{IH}).







Figure II.54. Synchronous Burst Read to Asynchronous Write (Low ADV# Type)

- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t_{BEADV} should be met.
- 2. /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time (t_{BC}) should not be over 2.5 μ s.

Table II.36. Burst Read to Asynchronous Write (Low ADV# Type) AC Characteristics

Symbol	Spe	eed	Units	Unito	Unite	Units Symbol -	Speed		Units
Symbol	Min	Max		Symbol	Min	Max	Units		
t _{BEADV}	7	—	ns	t _{WLRL}	1	—	clock		






Latency = 5, Burst Length = 4 (MRS# = V_{IH}).

Notes:

- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t_{BEADV} should be met.
- /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time (t_{BC}) should not be over 2.5 μ s.

Table II.37. Asynchronous Write (Address Latch Type) to Burst Read AC Characteristics

Symbol	Spe	eed	Unite	Unite	Unite	Unite	Unite	Cumhal	Spe	eed	Unite
Symbol	Min	Max	Units	Symbol	Min	Max	Units				
t _{WLRL}	1	—	clock								




Latency = 5, Burst Length = 4 (MRS# = V_{IH}).

Figure II.56. Asynchronous Write (Low ADV# Type) to Synchronous Burst Read Timing

- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t_{BEADV} should be met.
- 2. /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time (t_{BC}) should not be over 2.5 μ s.

Symbol	Speed		Units	Symbol	Speed		Units
Symbol	Min	Мах	Units	Symbol	Min	Max	Units
t _{WLRL}	1	—	clock	t _{ADHP}		—	ns






Latency = 5, Burst Length = 4 (MRS# = V_{IH}).

Figure II.57. Synchronous Burst Read to Synchronous Burst Write Timing

- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t_{BEADV} should be met.
- 2. /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time (t_{BC}) should not be over 2.5 μ s.

Symbol	Speed		Units	Symbol	Speed		Units
Symbol	Min	Мах	Units	Symbol	Min	Max	Units
t _{BEADV}	7	—	ns				





Latency = 5, Burst Length = 4 (MRS# = V_{IH}).



- 1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, t_{BEADV} should be met.
- 2. /WAIT Low (t_{WL} or t_{AWL}): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t_{WH}): Data available (driven by Latency-1 clock) /WAIT High-Z (t_{WZ}): Data don't care (driven by CS# high going edge)
- 3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
- 4. Burst Cycle Time (t_{BC}) should not be over 2.5 μ s.

Table II.40. Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics

	Symbol	Speed		Units	Symbol	Speed		Units
		Min	Мах	Units	Symbol	Min	Max	onits
	t _{BEADV}	7	—	ns				



Revision Summary

Revision A0 (November 8, 2004)

Initial release.

Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (I) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion LLC. Spansion LLC reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion LLC assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2003-2004 Spansion LLC. All rights reserved. Spansion, the Spansion logo, MirrorBit, combinations thereof, and ExpressFlash are trademarks of Spansion LLC. Other company and product names used in this publication are for identification purposes only and may be trademarks of their respective companies.